1. Suppose you are running two processes, P1 and P2, on two different processors, M1 and M2. Each processor has its own data cache. P1 and P2 access six shared variables A, B, C, D, E, and F. Using the Goodman’s write-once algorithm, and the table at the top of page 355, show variable access patterns that would generate the following conditions:

   a. Read-Miss with a dirty copy.
   b. Read-Miss with no dirty copy.
   c. Write-Hit to a dirty copy.
   d. Write-Hit to a reserved copy.
   e. Write-Hit to a valid copy.
   f. Write-miss with a dirty copy.
   g. Write-miss with no dirty copy.
   h. Read-Hit to a dirty copy.
   i. Read-Hit to a valid copy.
   j. Read-Hit to a reserved copy.

2. Find the collision vector and the minimum cycle time for the following pipeline. The pipeline has 7 resources and 8 stages, and the reservation table looks as follows.

<p>| | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>X</td>
<td></td>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

3. Suppose you have a very small (but fully associative) cache with only four blocks. You are running a program that accesses the following memory blocks in the following order. Show the contents of the cache after each access. Do this twice, once assuming the use of a FIFO algorithm and once assuming the use of the LRU algorithm.

   1,2,3,4,4,3,2,1,5,6,7,1

4. Suppose you are performing the following operation on a pipelined vector processor with pipeline chaining. Assuming that the Addition pipeline has 10 stages, and the multiply pipeline has 20 stages, how many clock cycles will be required to complete the operation?

   For I = 1 to 64 do
   
   \[ \text{A}[I] = (\text{B}[I] + \text{C}[I]) \times \text{D}[I]; \]
   
   EndFor

5. Construct a dataflow graph for the following code segment.

   \[ \begin{align*}
   \text{A} & = \text{B} + 1; \\
   \text{C} & = \text{D} + 2; \\
   \text{If} \ A < 5 \ \text{then} & \\
   & \quad \text{E} = \text{F} + \text{C}; \\
   \text{Else} & \\
   & \quad \text{E} = \text{D} + \text{A}; \\
   \text{Endif} \\
   \end{align*} \]