Information technology -
AT Attachment Interface for Disk Drives

This is a draft proposed American National Standard of Accredited Standards Committee X3. As such this is not a completed standard. The X3T10 Technical Committee may modify this document as a result of comments received during public review and its approval as a standard.

Copyright 1994, Computer and Business Equipment Manufacturers Association. Permission is granted to members of X3, its technical committees, and their associated task groups to reproduce this document for the purposes of X3 standardization activities without further permission, provided this notice is included. All other rights are reserved.

ASC X3T10 Technical Editor: Lawrence J. Lamers
Adaptec
691 South Milpitas Blvd
Milpitas, CA 95035
USA

Telephone: 408-957-7817
Facsimile: 408-957-7193
Email: ljlamers@aol.com

Reference number
ANSI X3.221 - 199x
POINTS OF CONTACT:

X3T10 Chair                                      X3T10 Vice-Chair
John B. Lohmeyer                                 Lawrence J. Lamers
NCR Corporation                                  Adaptec
1635 Aeroplaza Drive                             691 South Milpitas Blvd
Colo Spgs, CO 80916                              Milpitas, CA  95035
Tel:         (719) 573-3362                      Tel:         408-957-7817
Fax:         (719) 597-8225                      Fax:         408-957-7193
Email:       john.lohmeyer@ftcollinsco.ncr.com   Email:       ljlamers@aol.com

X3 Secretariat
Lynn Barra
Administrator Standards Processing

X3 Secretariat                              Telephone:   202-626-5738
1250 Eye Street, NW    Suite 200                   Facsimile:   202-638-4922
Washington, DC    20005                                Email:       lbarra@cbema.org

SFF                                      Telephone:   408-867-6630
I. Dal Allan                              Facsimile:   408-867-2115
14426 Black Walnut Court                   Email:  dal_allan@mcimail.com
Saratoga, CA     95070

SFF Faxback                                 408-741-1600

ATA Reflector
Internet address for subscription to the reflector:      majordomo@dt.wdc.com
Internet address for distribution via reflector:         ata@dt.wdc.com

X3T10 Bulletin Board
719-574-0424

Document Distribution
Global Engineering                              Telephone:   303-792-2181 or
15 Inverness Way East                           800-854-7179
Englewood, CO   80112-5704                     Facsimile:   303-792-2192
ABSTRACT

This standard defines the AT Attachment Interface. This standard defines an integrated bus interface between disk drives and host processors. It provides a common point of attachment for systems manufacturers, system integrators, and suppliers of intelligent peripherals.

DOCUMENT STATUS

Revision 4c - incorporates ANSI editorial changes.
Revision 4b - revised ANSI patent statement per X3.
Revision 4 - developed as a result of comments received on X3T9.2 letter ballot.
Revision 3.3 - developed as a result of the comments received during public review.
Revision 3.1 - forwarded in August 1991 from X3T9.2 to X3T9 for further processing as an American National Standard.
Contents

Foreword .......................................................... vii
Introduction ....................................................... xi
1 Scope ............................................................ 1
2 Normative references ............................................ 1
3 Definitions, symbols, and abbreviations ...................... 1
  3.1 Definitions .................................................. 1
  3.2 Symbols and abbreviations .................................. 2
4 General .......................................................... 2
  4.1 Structure .................................................... 2
  4.2 Conventions .................................................. 2
5 Interface cabling requirements .................................. 3
  5.1 Configuration ................................................ 3
  5.2 Addressing considerations .................................... 4
  5.2.1 DC cable and connector .................................... 4
  5.2.2 4-pin power ............................................... 4
  5.2.3 3-pin power ............................................... 5
  5.2.4 Device grounding ......................................... 5
  5.3 I/O connector ............................................... 5
  5.4 I/O cable .................................................... 6
6 Physical interface ................................................ 6
  6.1 Signal conventions .......................................... 6
  6.2 Signal summary .............................................. 7
  6.3 Signal descriptions ........................................... 8
  6.3.1 CS1FX- (drive chip select 0) .................................. 8
  6.3.2 CS3FX- (drive chip select 1) .................................. 8
  6.3.3 DA0-2 (Drive address bus) ................................... 8
  6.3.4 DASP- (Drive active/drive 1 present) ....................... 9
  6.3.5 DD0-DD15 (Drive data bus) .................................. 9
  6.3.6 DIOR- (Drive I/O read) .................................... 9
  6.3.7 DIOW- (Drive I/O write) .................................... 9
  6.3.8 DMACK- (DMA acknowledge) (Optional) ...................... 9
  6.3.9 DMRQ (DMA request) (Optional) .......................... 9
  6.3.10 INTRQ (Drive interrupt) .................................. 10
  6.3.11 IIC16- (Drive 16-bit I/O) .................................. 10
  6.3.12 IORDY (I/O channel ready) (Optional) ................... 10
  6.3.13 PDIAG- (Passed diagnostics) ............................. 10
  6.3.14 RESET- (Drive reset) .................................... 11
  6.3.15 SPSYNC:CSEL (Spindle synchronization/cable select) (Optional) 11
  6.3.16 SPSYNC (Spindle synchronization) (Optional) .......... 11
  6.3.17 CSEL (Cable select) (Optional) .......................... 12
7 Logical interface ................................................ 12
  7.1 General ..................................................... 12
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.1.1 Bit conventions</td>
<td>12</td>
</tr>
<tr>
<td>7.1.2 Environment</td>
<td>12</td>
</tr>
<tr>
<td>7.2 I/O register descriptions</td>
<td>13</td>
</tr>
<tr>
<td>7.2.1 Alternate status register</td>
<td>14</td>
</tr>
<tr>
<td>7.2.2 Command register</td>
<td>14</td>
</tr>
<tr>
<td>7.2.3 Cylinder high register</td>
<td>14</td>
</tr>
<tr>
<td>7.2.4 Cylinder low register</td>
<td>14</td>
</tr>
<tr>
<td>7.2.5 Data register</td>
<td>14</td>
</tr>
<tr>
<td>7.2.6 Device control register</td>
<td>14</td>
</tr>
<tr>
<td>7.2.7 Drive address register</td>
<td>15</td>
</tr>
<tr>
<td>7.2.8 Drive/head register</td>
<td>15</td>
</tr>
<tr>
<td>7.2.9 Error register</td>
<td>15</td>
</tr>
<tr>
<td>7.2.10 Features register</td>
<td>16</td>
</tr>
<tr>
<td>7.2.11 Sector count register</td>
<td>16</td>
</tr>
<tr>
<td>7.2.12 Sector number register</td>
<td>16</td>
</tr>
<tr>
<td>7.2.13 Status register</td>
<td>17</td>
</tr>
<tr>
<td>8 Programming requirements</td>
<td>18</td>
</tr>
<tr>
<td>8.1 Reset response</td>
<td>18</td>
</tr>
<tr>
<td>8.2 Translate mode</td>
<td>19</td>
</tr>
<tr>
<td>8.3 Power conditions</td>
<td>19</td>
</tr>
<tr>
<td>8.4 Error posting</td>
<td>20</td>
</tr>
<tr>
<td>9 Command descriptions</td>
<td>21</td>
</tr>
<tr>
<td>9.1 Acknowledge media change (removable)</td>
<td>23</td>
</tr>
<tr>
<td>9.2 Boot - post-boot (removable)</td>
<td>23</td>
</tr>
<tr>
<td>9.3 Boot - pre-boot (removable)</td>
<td>23</td>
</tr>
<tr>
<td>9.4 Check power mode</td>
<td>23</td>
</tr>
<tr>
<td>9.5 Door lock (removable)</td>
<td>23</td>
</tr>
<tr>
<td>9.6 Door unlock (removable)</td>
<td>23</td>
</tr>
<tr>
<td>9.7 Execute drive diagnostic</td>
<td>23</td>
</tr>
<tr>
<td>9.8 Format track</td>
<td>24</td>
</tr>
<tr>
<td>9.9 Identify drive</td>
<td>25</td>
</tr>
<tr>
<td>9.9.1 Word 1: Number of cylinders</td>
<td>27</td>
</tr>
<tr>
<td>9.9.2 Word 3: Number of heads</td>
<td>27</td>
</tr>
<tr>
<td>9.9.3 Word 4: Number of unformatted bytes per track</td>
<td>27</td>
</tr>
<tr>
<td>9.9.4 Word 5: Number of unformatted bytes per sector</td>
<td>27</td>
</tr>
<tr>
<td>9.9.5 Word 6: Number of sectors per track</td>
<td>27</td>
</tr>
<tr>
<td>9.9.6 Word 10-19: Serial Number</td>
<td>27</td>
</tr>
<tr>
<td>9.9.7 Word 20: Buffer Type</td>
<td>27</td>
</tr>
<tr>
<td>9.9.8 Word 22: ECC bytes available on read/write long commands</td>
<td>27</td>
</tr>
<tr>
<td>9.9.9 Word 23-26: Firmware revision</td>
<td>27</td>
</tr>
<tr>
<td>9.9.10 Word 27-46: Model number</td>
<td>28</td>
</tr>
<tr>
<td>9.9.11 Word 51: PIO data transfer cycle timing mode</td>
<td>28</td>
</tr>
<tr>
<td>9.9.12 Word 52: DMA data transfer cycle timing mode</td>
<td>28</td>
</tr>
<tr>
<td>9.9.13 Word 54: Number of current cylinders</td>
<td>28</td>
</tr>
<tr>
<td>9.9.14 Word 55: Number of current heads</td>
<td>28</td>
</tr>
<tr>
<td>9.9.15 Word 56: Number of current sectors per track</td>
<td>28</td>
</tr>
<tr>
<td>9.9.16 Word 57-58: Current capacity in sectors</td>
<td>28</td>
</tr>
<tr>
<td>9.9.17 Word 59: Multiple sector setting</td>
<td>28</td>
</tr>
<tr>
<td>9.9.18 Word 60-61: Total number of user addressable sectors</td>
<td>28</td>
</tr>
<tr>
<td>9.9.19 Word 62: Single word DMA transfer.</td>
<td>28</td>
</tr>
<tr>
<td>9.9.20 Word 63: Multiword DMA transfer.</td>
<td>29</td>
</tr>
<tr>
<td>9.10 Idle</td>
<td>29</td>
</tr>
</tbody>
</table>
9.11 Idle immediate ........................................ 29
9.12 Initialize drive parameters. .......................... 29
9.13 NOP. ...................................................... 29
9.14 Read buffer. ............................................. 30
9.15 Read DMA ................................................ 30
9.16 Read long. ................................................ 30
9.17 Read multiple command. ................................ 30
9.18 Read sector(s) .......................................... 31
9.19 Read verify sector(s) ................................... 31
9.20 Recalibrate. .............................................. 32
9.21 Seek ....................................................... 32
9.22 Set features ............................................. 32
9.23 Set multiple mode ....................................... 33
9.24 Sleep. ..................................................... 33
9.25 Standby ................................................... 34
9.26 Standby immediate .................................... 34
9.27 Write buffer ............................................ 34
9.28 Write DMA. ............................................. 34
9.29 Write long ............................................... 35
9.30 Write multiple command ................................ 35
9.31 Write same ............................................. 36
9.32 Write sector(s) ......................................... 36
9.33 Write verify ............................................. 37

10 Protocol overview. ........................................ 37
10.1 PIO data in commands ................................... 37
10.1.1 PIO read command .................................... 37
10.1.2 PIO Read aborted command ......................... 38
10.2 PIO data out commands ................................ 38
10.2.1 PIO write command .................................. 38
10.2.2 PIO write aborted command ....................... 38
10.3 Non-data commands ..................................... 39
10.4 Miscellaneous commands ............................... 39
10.5 DMA data transfer commands (optional) ............... 39
10.5.1 Normal DMA transfer ................................ 40
10.5.2 Aborted DMA transfer .............................. 40
10.5.3 Aborted DMA Command ............................. 40

11 Timing ..................................................... 41
11.1 Deskewing. ............................................. 41
11.2 Symbols. ............................................... 41
11.3 Terms. .................................................. 41
11.4 Data Transfers ......................................... 42
11.5 Power on and hard reset. ............................. 45
Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 1</td>
<td>ATA interface to embedded bus peripherals</td>
<td>3</td>
</tr>
<tr>
<td>Figure 2</td>
<td>Host bus adapter and peripheral devices</td>
<td>3</td>
</tr>
<tr>
<td>Figure 3</td>
<td>ATA interface to controller and peripheral devices</td>
<td>4</td>
</tr>
<tr>
<td>Figure 4</td>
<td>40-pin connector mounting</td>
<td>5</td>
</tr>
<tr>
<td>Figure 5</td>
<td>Cable select</td>
<td>12</td>
</tr>
<tr>
<td>Figure 6</td>
<td>PIO data transfer to/from drive</td>
<td>42</td>
</tr>
<tr>
<td>Figure 7</td>
<td>IORDY timing requirements</td>
<td>42</td>
</tr>
<tr>
<td>Figure 8</td>
<td>Single word DMA data transfer</td>
<td>43</td>
</tr>
<tr>
<td>Figure 9</td>
<td>Multiword DMA data transfer</td>
<td>44</td>
</tr>
<tr>
<td>Figure 10</td>
<td>Reset sequence</td>
<td>45</td>
</tr>
</tbody>
</table>

Annexes

<table>
<thead>
<tr>
<th>Annex</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Annex A</td>
<td>Diagnostic and reset considerations</td>
<td>46</td>
</tr>
<tr>
<td>Annex B</td>
<td>Diagnostic and reset considerations</td>
<td>50</td>
</tr>
<tr>
<td>Annex C</td>
<td>Small form factor connectors</td>
<td>55</td>
</tr>
</tbody>
</table>
Foreword

(This foreword is not part of American National Standard X3.221-199x.)

This standard defines the AT Attachment Interface. This standard defines an integrated bus interface between disk drives and host processors. It provides a common point of attachment for systems manufacturers, system integrators, and suppliers of intelligent peripherals.

This standard was developed by Task Group X3T9.2 of Accredited Standards Committee X3 during 1986-90. The standards approval process started in 1991. This document includes annexes which are informative and are not considered par of the standard.

Requests for interpretation, suggestions for improvement and addenda, or defect reports are welcome. They should be sent to the X3 Secretariat, Computer and Business Equipment Manufacturers Association, 1250 Eye Street, NW, Suite 200, Washington, DC 20005-3922.

This standard was processed and approved for submittal to ANSI by Accredited Standards Committee on Information Processing Systems, X3. Committee approval of the standard does not necessarily imply that all committee members voted for approval. At the time it approved this standard, the X3 Committee had the following members:

James D. Converse, Chair
Donald C. Loughry, Vice-Chair
Joanne M. Flanagan, Secretary

<table>
<thead>
<tr>
<th>Organization Represented</th>
<th>Name of Representative</th>
</tr>
</thead>
<tbody>
<tr>
<td>American Nuclear Society</td>
<td>Geraldine C. Main</td>
</tr>
<tr>
<td></td>
<td>Sally Hartzell (Alt.)</td>
</tr>
<tr>
<td>AMP, Inc.</td>
<td>Edward Kelly</td>
</tr>
<tr>
<td></td>
<td>Charles Brill (Alt.)</td>
</tr>
<tr>
<td>Apple Computer</td>
<td>Karen Higginbottom</td>
</tr>
<tr>
<td>Association of the Institute for Certification of Professionals (AICCP)</td>
<td>Kenneth Zemrowski</td>
</tr>
<tr>
<td>AT&amp;T/NCR</td>
<td>Thomas W. Kern</td>
</tr>
<tr>
<td></td>
<td>Thomas F. Frost (Alt.)</td>
</tr>
<tr>
<td>Boeing Company</td>
<td>Catherine Howells</td>
</tr>
<tr>
<td></td>
<td>Andrea Vanosdall (Alt.)</td>
</tr>
<tr>
<td>Bull HN Information Systems, Inc.</td>
<td>William George</td>
</tr>
<tr>
<td>Compaq Computer Corporation</td>
<td>James Barnes</td>
</tr>
<tr>
<td>Digital Equipment Corporation</td>
<td>Delbert Shoemaker</td>
</tr>
<tr>
<td></td>
<td>Kevin Lewis (Alt.)</td>
</tr>
<tr>
<td>Eastman Kodak</td>
<td>James D. Converse</td>
</tr>
<tr>
<td></td>
<td>Michael Nier (Alt.)</td>
</tr>
<tr>
<td>GUIDE International</td>
<td>Frank Kirshenbaum</td>
</tr>
<tr>
<td></td>
<td>Harold Kuneke (Alt.)</td>
</tr>
</tbody>
</table>
Subcommittee X3T9 on I/O Interface, which reviewed this standard, had the following members:

Del Shoemaker, Chair
Bob Fink, Vice-Chair
Charles Brill  Doug Morrissey
Bill Burr  Steven Myers
Jeff Connell  Roger Pandanda
Steve Cooper  Everett Rigsbee, III
Roger Cummings  Floyd Ross
Rhonda Dirvin  Amit Shah
Jim Hamstra  Jeff Stone
Dave Husak  Pat Thaler
Reinhard Knerr  Don Tolmie
Larry Lamers  Schelto van Doorn
George Michael  Jim Vogt
Gene Milligan  Carl Zeitler
Working Group X3T9.2 on Lower Level Interface, which developed this standard, had the following members:

John B. Lohmeyer, Chair
I. Dal Allan, Vice-Chair
Lawrence J. Lamers, Secretary

Mr. Alan R. Olson          Mr. D. Michael            Mr. Paul Wolf
Mr. Norm Harris            Robinson                           (Alt.)
Mr. Anthony Fung           Mr. Stephen G.             Mr. Joe Lawlor
Mr. Charles Brill          Finch                               (Alt.)
Mr. Jeff Rosa              Mr. Mike Yokoyama          Mr. John F. Osborn
Mr. Jan V. Dedek           Mr. Erich Oetting          (Alt.)
Mr. Scott Smiers            Mr. Robert N.              Mr. Heinz
Mr. Tom Debiec             Snively                             Piorunneke (Alt.)
Mr. Edward Hrvatin         Mr. John Moy               Mr. Steve Chang
Mr. Clifford E.             Mr. Ricardo                           (Alt.)
Strang Jr.                 Dominguez                           Mr. Raymond Gilson
Ms. Janet Schank           Mr. Harvey                           (Alt.)
Mr. Kurt Witte             Waltersdorf                         Mr. Lam Dang
Mr. Joe Chen               Mr. James Mang                         (Alt.)
Mr. Edward Haske           Mr. Chuck Duquette                     Mr. John Geldman
Mr. Stephen R.             Mr. Peter                             (Alt.)
Cornaby                    Dougherty                            Mr. Nicos Syrimis
Mr. Gary S.                Mr. Jeff Stai                           (Alt.)
Petersen                   Mr. Doug Piper                          Mr. Dave Weber
Mr. Charles Monia          Mr. Greg Leonhardt                        (Alt.)
Mr. Skip Jones             Mr. George Su                               (Alt.)
Mr. Edward Lappin          Mr. Rick Heidick                         (Alt.)
Mr. Robert Liu              Mr. Paul Thompson                        (Alt.)
Mr. Steve Caron            Mr. Wayne Roen                           (Alt.)
Mr. Erwin Hauck            Mr. Greg McSorley                        (Alt.)
Mr. Jeffrey L.             Mr. Al Wilhelm                          (Alt.)
Williams                   Mr. William Dallas                       (Alt.)
Mr. Peter Stevens          Mr. Neil T.                              (Alt.)
Dr. Sam                    Wananaker (Alt.)                         Mr. Edward A.
Karunanithi                Mr. Bob Whiteman                         Gardner (Alt.)
Mr. David McFadden         Mr. Michael                                Hagerman (Alt.)
Mr. George Penokie          Mr. Michael                                Hagerman (Alt.)
Mr. David Lawson           Wingard (Alt.)                         Dr. William Ham
Mr. Geoff Barton            Mr. Gary Porter                          (Alt.)
Mr. David H. Shaff         Mr. John Morse                           (Alt.)
Mr. Robert Bellino         Mr. Jon Abilay                           (Alt.)
Ms. Donna Pope              Mr. Ralph Weber                          (Alt.)
Mr. Bob Masterson           Mr. Harlan Andrews                        (Alt.)
Mr. Joe Dambach             Mr. Paul R. Nitza                        (Alt.)
Mr. Robbie                 Mr. James Blair                           (Alt.)
Shergill                   Mr. D. W. Spence                          (Alt.)
Mr. Bruce Anderson          Mr. Mike Enebne                           (Alt.)
Mr. Stephen F.             Mr. Tony Kempka                          (Alt.)
Heil                       Mr. Ray Kubick                           (Alt.)
Mr. James McGrath          Mr. Jim Luttrull                          (Alt.)
Dr. Tetsuro                Mr. Dennis Pak                            (Alt.)
Motoyoma                   Mr. Fred Yamamoto                        (Alt.)
Ms. Chris Borgers        Mr. Gene Milligan
(Alt.)                   (Alt.)
Ms. Lingling             Mr. Daniel E.
Polican (Alt.)           Moczarny (Alt.)
Mr. Kurt Chan            Mr. Greg Walker
(Alt.)                   (Alt.)
Mr. Russell Smith        Mr. Roger Cummings
(Alt.)                   (Alt.)
Mr. Danny Yeung          Mr. Vit Novak
(Alt.)                   (Alt.)
Mr. Hiroshi Minawa       Mr. Pete Tobias
(Alt.)                   (Alt.)
Mr. Paul Anderson        Mr. Alan Wetzel
(Alt.)                   (Alt.)
Mr. Gerald Marazas       Mr. Ron Scot
(Alt.)                   (Alt.)
Mr. Gary R. Stephens     Mr. Dennis
(Alt.) Melling (Alt.)
Mr. David Buyze          Mr. Arlan P. Stone
(Alt.)                   (Alt.)
Mr. Robert D. Allgood    Mr. Tak Asami
(Alt.)                   (Alt.)
Mr. Gary Brandvold       Mr. Shishir Shah
(Alt.)                   (Alt.)
Mr. David J. Fox         Mr. E.J. Mondor
(Alt.)                   (Alt.)
Mr. Chuck Grant          Mr. Geoff Gorbold
(Alt.)                   (Alt.)
Mr. David Thayer         Mr. Ron Roberts
(Alt.)                   (Alt.)
Mr. John Cannon          Mr. Arlan P. Stone
(Alt.)                   (Alt.)
Mr. John Goldie          Mr. Shishir Shah
(Alt.)                   (Alt.)
Mr. Manish Gupta         Mr. Shishir Shah
(Alt.)                   (Alt.)
Ms. Lessie Ortega Widman Mr. Ernest Luttig
(Alt.)                   (Alt.)
Mr. Charles I. Yang      Mr. Shishir Shah
(Alt.)                   (Alt.)
Mr. Richard Blackborow   Mr. Shishir Shah
(Alt.)                   (Alt.)
Mr. Satwinder S. Mangat  Mr. Shishir Shah
(Alt.)                   (Alt.)
Mr. Gerald Houlder       Mr. Shishir Shah
(Alt.)                   (Alt.)
Mr. Hale Landis          Mr. Shishir Shah
(Alt.)
Introduction

ANSI X3.221-199x does not replace any existing standard.

The clauses contain material as described below.

Clause 1 describes the scope;
Clause 2 lists the normative references;
Clause 3 provides a glossary common to the whole document;
Clause 4 provides descriptions and conventions;
Clause 5 describes the electrical and mechanical characteristics;
Clause 6 describes the signals of the AT Attachment Interface;
Clause 7 describes the registers of the AT Attachment Interface;
Clause 8 describes the programming requirements of the AT Attachment Interface;
Clause 9 specifies the commands of the AT Attachment Interface;
Clause 10 describes an overview of the protocol of the AT Attachment Interface;
Clause 11 specifies the interface timing diagrams;
Annex A describes diagnostic and reset considerations;
Annex B describes diagnostic and reset considerations;
Annex C describes alternative connectors.

When the first IBM PC (Personal Computer) (tm) was introduced, there was no hard disk capability for storage. Successive generations of product resulted in the inclusion of a hard disk as the primary storage device. When the PC AT (tm) was developed, a hard disk was the key to system performance, and the controller interface became a de facto industry interface for the inclusion of hard disks in PC ATs.

The price of desktop systems has declined rapidly because of the degree of integration to reduce the number of components and interconnects required to build a product. A natural outgrowth of this integration was the inclusion of controller functionality into the hard disk.

In October 1988 a number of peripheral suppliers formed the Common Access Method Committee to encourage an industry-wide effort to adopt a common software interface to dispatch input/output requests to SCSI peripherals. Although this was the primary objective, a secondary goal was to specify what is known as the AT Attachment interface.
1 Scope

This standard defines the AT Attachment Interface. This standard defines an integrated bus interface between disk drives and host processors. It provides a common point of attachment for systems manufacturers, system integrators, and suppliers of intelligent peripherals.

2 Normative references

None.

3 Definitions, symbols, and abbreviations

For the purposes of this standard, the following definitions apply.

3.1 Definitions

3.1.1 ATA (AT attachment). ATA defines a compatible register set and a 40-pin connector and its associated signals.

3.1.2 CHS (Cylinder-head-sector). This term defines the addressing mode of the drive as being by physical address.

3.1.3 data block. This term describes a data transfer, and is typically a single sector, except when declared otherwise by use of the Set Multiple command.

3.1.4 DMA (Direct memory access). A means of data transfer between peripheral and host memory without processor intervention.

3.1.5 LBA (Logical block address). This term defines the addressing mode of the drive as being by the linear mapping of sectors from 1 to n.

3.1.6 optional. This term describes features which are not required by the standard. However, if any feature defined by the standard is implemented, it shall be done in the same way as defined by the standard. Describing a feature as optional in the text is done to assist the reader. If there is a conflict between text and tables on a feature described as optional, the table shall be accepted as being correct.
3.1.7 PIO (Programmed input/output). A means of data transfer that requires the use of the host processor.

3.1.8 reserved. Where this term is used for bits, bytes and fields; the bits, bytes and fields are set aside for future standardization, and shall be zero.

3.1.9 VU (Vendor unique). This term is used to describe bits, bytes, fields, code values, and features which are not described in this standard, and may be used in a way that varies between vendors.

3.2 Symbols and abbreviations

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AWG</td>
<td>American Wire Gauge</td>
</tr>
<tr>
<td>LSB</td>
<td>Least significant bit</td>
</tr>
<tr>
<td>LUN</td>
<td>Logical unit number</td>
</tr>
<tr>
<td>MSB</td>
<td>Most significant bit</td>
</tr>
</tbody>
</table>
4 General

The application environment for the AT Attachment Interface is any computer which uses an AT Bus or 40-pin ATA interface.

The PC AT= Bus is a widely used and implemented interface for which a variety of peripherals have been manufactured. As a means of reducing size and cost, a class of products has emerged which embed the controller functionality in the drive. These new products utilize the AT Bus fixed disk interface protocol, and a subset of the AT bus. Because of their compatibility with existing AT hardware and software this interface quickly became a de facto industry standard.

The purpose of the ATA standard is to define the de facto implementations.

Software in the Operating System dispatches I/O (Input/Output) requests via the AT Bus to peripherals which respond to direct commands.

4.1 Structure

This standard relies upon specifications of the mechanical and electrical characteristics of the AT Bus and a subset of the AT Bus specifically developed for the direct attachment of peripherals.

Also defined are the methods by which commands are directed to peripherals, the contents of registers and the method of data transfers.

4.2 Conventions

Certain words and terms used in this standard have a specific meaning beyond the normal English meaning. These words and terms are defined either in clause 3 or in the text where they first appear. Names of signals, phases, messages, commands, statuses, sense keys, additional sense codes, and additional sense code qualifiers are in all uppercase (e.g., REQUEST SENSE). Lower case is used for words having the normal English meaning.

Fields containing only one bit are usually referred to as the "name" bit instead of the "name" field.

Numbers that are not immediately followed by lower-case "b" or "h" are decimal values.

Numbers immediately followed by lower-case "b" (xxb) are binary values.

Numbers immediately followed by lower-case "h" (xxh) are hexadecimal values.
5 Interface cabling requirements

5.1 Configuration

This standard provides the capability of operating on the AT Bus in a daisy chained configuration with a second drive that operates in accordance with these standards. One drive (selected as Drive 0) has been referred to as the master in industry terms and the second (selected as Drive 1) has been referred to as the slave (see figure 3).

The designation as Drive 0 or Drive 1 may be made in a number of ways:

- a switch on the drive;
- a jumper plug on the drive;
- use of the Cable Select (CSEL) pin.

Data is transferred in parallel (8 or 16 bits) either to or from host memory to the drive's buffer under the direction of commands previously transferred from the host. The drive performs all of the operations necessary to properly write data to, or read data from, the disk media. Data read from the media is stored in the drive's buffer pending transfer to the host memory and data is transferred from the host memory to the drive's buffer to be written to the media.

---

**Figure 1 - ATA interface to embedded bus peripherals**

---

**Figure 2 - Host bus adapter and peripheral devices**
5.2 Addressing considerations

In traditional controller operation, only the selected controller receives commands from the host following selection. In this standard, the register contents go to both drives (and their embedded controllers). The host discriminates between the two by using the DRV bit in the Drive/Head Register.

5.2.1 DC cable and connector

The drive receives DC power through a 4-pin or a low-power application 3-pin connector.

A drive designed for 3.3V applications may be plugged into a receptacle designed to accept a drive designed for 5V applications, with 12V lines for additional power. It is not required that the drive operate, but it is recommended that precautions be taken to prevent damage to the drive.

A drive designed for 5V applications may be plugged into a receptacle designed to accept a drive designed for 3.3V applications, with 5V lines for additional power. It is not anticipated that damage could occur to the drive, but it is likely to fail in an undetermined manner.

5.2.2 4-pin power

The pin assignments are shown in table 1. Recommended part numbers for the mating connector to 18 AWG cable are shown below, but equivalent parts may be used.

<table>
<thead>
<tr>
<th>Connector (4 pin)</th>
<th>AMP 1-480424-0 or equivalent.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Contacts (loose piece)</td>
<td>AMP 60619-4 or equivalent.</td>
</tr>
<tr>
<td>Contacts (strip)</td>
<td>AMP 61117-4 or equivalent.</td>
</tr>
</tbody>
</table>
Table 1 - DC interface

<table>
<thead>
<tr>
<th>Power line designation</th>
<th>Pin number</th>
</tr>
</thead>
<tbody>
<tr>
<td>+12V</td>
<td>1-01</td>
</tr>
<tr>
<td>+12V Return</td>
<td>1-02</td>
</tr>
<tr>
<td>+5V Return</td>
<td>1-03</td>
</tr>
<tr>
<td>+5V</td>
<td>1-04</td>
</tr>
</tbody>
</table>

5.2.3 3-pin power

The pin assignments are shown in table 2. Recommended part numbers for the mating connector to 18 AWG cable are shown below, but equivalent parts may be used.

<table>
<thead>
<tr>
<th>Connector (3 pin)</th>
<th>Molex 5484 39-27-0032 or equivalent.</th>
</tr>
</thead>
</table>

Table 2 - DC interface

<table>
<thead>
<tr>
<th>Power line designation</th>
<th>Pin number</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5V</td>
<td>+3,3V</td>
</tr>
<tr>
<td>+12V</td>
<td>+5V</td>
</tr>
<tr>
<td>Ground</td>
<td>Ground</td>
</tr>
</tbody>
</table>

5.2.4 Device grounding

System ground may be connected to a "quick-connect" terminal equivalent to:

- Drive connector terminal: AMP 61664-1 or equivalent.
- Cable connector terminal: AMP 62137-2 or equivalent.

Provision for tying the DC logic ground and the chassis ground together or for separating these two ground planes is vendor specific.

5.3 I/O connector

The I/O connector is a 40-pin connector as shown in figure 4, with pin assignments as shown in table 4. The connector should be keyed to prevent the possibility of installing it upside down. A key is provided by the removal of pin 20. The corresponding pin on the cable connector should be plugged.

The pin locations are governed by the cable plug, not the receptacle. The way in which the receptacle is mounted on the printed circuit board affects the pin positions, and pin 1 should remain in the same relative position. This means the pin numbers of the receptacle may not reflect the conductor number of the plug. The header receptacle is not polarized, and all the signals are relative to pin 20, which is keyed.

By using the plug positions as primary, a straight cable can connect drives.
As shown in figure 4, conductor 1 on pin 1 of the plug has to be in the same relative position no matter what the receptacle numbering looks like. If receptacle numbering was followed, the cable would have to twist 180 degrees between a drive with top-mounted receptacles, and a drive with bottom-mounted receptacles.

```
+-----------------------+
|                      1|
|40         20         2|
======= Circuit board ======
|                      1|
|40         20         2|
+-----------------------+
```

Figure 4 - 40-pin connector mounting

Recommended part numbers for the mating connector are shown below, but equivalent parts may be used.

- Connector (40 pin) 3M 3417-7000 or equivalent.
- Strain relief 3M 3448-2040 or equivalent.
- Flat cable (stranded 28 AWG) 3M 3365-40 or equivalent.
- Flat cable (stranded 28 AWG) 3M 3517-40 (shielded) or equivalent.

5.4 I/O cable

The cable specifications affect system integrity and the maximum length that can be supported in any application as shown in table 3.

<table>
<thead>
<tr>
<th>Table 3 - Cable parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cable length of 0,46m (18 inches) *</td>
</tr>
<tr>
<td>--------------------------------</td>
</tr>
<tr>
<td>Driver IoL sink current for 5V operation</td>
</tr>
<tr>
<td>Driver IoL sink current for 3,3V operation</td>
</tr>
<tr>
<td>Driver IoH source current</td>
</tr>
<tr>
<td>Cable capacitive loading</td>
</tr>
</tbody>
</table>

* This distance may be exceeded in circumstances where the characteristics of both ends of the cable can be controlled.
6 Physical interface

6.1 Signal conventions

Signal names are shown in all upper case letters. Signals can be asserted (active, true) in either a high (more positive voltage) or low (less positive voltage) state. A dash character (-) at the beginning or end of a signal name indicates it is asserted at the low level (active low). No dash or a plus character (+) at the beginning or end of a signal name indicates it is asserted high (active high). An asserted signal may be driven high or low by an active circuit, or it may be allowed to be pulled to the correct state by the bias circuitry.

Control signals that are asserted for one function when high and asserted for another function when low are named with the asserted high function name followed by a slash character (/), and the asserted low function name followed with a dash (-) e.g., BITENA/BITCLR- enables a bit when high and clears a bit when low. All signals are TTL compatible unless otherwise noted. Negated means that the signal is driven by an active circuit to the state opposite to the asserted state (inactive, or false) or may be simply released (in which case the bias circuitry pulls it inactive, or false), at the option of the implementor.

Control signals that may be used for two mutually exclusive functions are identified with their two names separated by a colon e.g., SPSYNC:CSEL can be used for either the Spindle Sync or the Cable Select functions.

6.2 Signal summary

The physical interface consists of single ended TTL compatible receivers and drivers communicating through a 40-conductor flat ribbon non-shielded cable using an asynchronous interface protocol. The pin numbers and signal names are shown in table 4. Reserved signals shall be left unconnected.
Table 4 - Interface signals

<table>
<thead>
<tr>
<th>Host I/O connector</th>
<th>Drive I/O connector</th>
</tr>
</thead>
<tbody>
<tr>
<td>HOST RESET</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>HOST DATA BUS BIT 7</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td>HOST DATA BUS BIT 8</td>
<td>5</td>
</tr>
<tr>
<td>6</td>
<td></td>
</tr>
<tr>
<td>HOST DATA BUS BIT 9</td>
<td>7</td>
</tr>
<tr>
<td>8</td>
<td></td>
</tr>
<tr>
<td>HOST DATA BUS BIT 10</td>
<td>9</td>
</tr>
<tr>
<td>10</td>
<td></td>
</tr>
<tr>
<td>HOST DATA BUS BIT 11</td>
<td>11</td>
</tr>
<tr>
<td>12</td>
<td></td>
</tr>
<tr>
<td>HOST DATA BUS BIT 12</td>
<td>13</td>
</tr>
<tr>
<td>14</td>
<td></td>
</tr>
<tr>
<td>HOST DATA BUS BIT 2</td>
<td>15</td>
</tr>
<tr>
<td>16</td>
<td></td>
</tr>
<tr>
<td>HOST DATA BUS BIT 13</td>
<td>17</td>
</tr>
<tr>
<td>18</td>
<td></td>
</tr>
<tr>
<td>HOST DATA BUS BIT 14</td>
<td>19</td>
</tr>
<tr>
<td>20</td>
<td></td>
</tr>
<tr>
<td>DMA REQUEST</td>
<td>21</td>
</tr>
<tr>
<td>22</td>
<td></td>
</tr>
<tr>
<td>HOST I/O WRITE</td>
<td>23</td>
</tr>
<tr>
<td>24</td>
<td></td>
</tr>
<tr>
<td>HOST I/O READ</td>
<td>25</td>
</tr>
<tr>
<td>26</td>
<td></td>
</tr>
<tr>
<td>I/O CHANNEL READY</td>
<td>27</td>
</tr>
<tr>
<td>28</td>
<td></td>
</tr>
<tr>
<td>DMA ACKNOWLEDGE</td>
<td>29</td>
</tr>
<tr>
<td>30</td>
<td></td>
</tr>
<tr>
<td>HOST INTERRUPT REQUEST</td>
<td>31</td>
</tr>
<tr>
<td>32</td>
<td></td>
</tr>
<tr>
<td>HOST 16 BIT I/O</td>
<td>33</td>
</tr>
<tr>
<td>34</td>
<td></td>
</tr>
<tr>
<td>HOST ADDRESS BUS BIT 1</td>
<td>35</td>
</tr>
<tr>
<td>36</td>
<td></td>
</tr>
<tr>
<td>HOST ADDRESS BUS BIT 0</td>
<td>37</td>
</tr>
<tr>
<td>38</td>
<td></td>
</tr>
<tr>
<td>HOST CHIP SELECT 0</td>
<td>39</td>
</tr>
<tr>
<td>40</td>
<td></td>
</tr>
</tbody>
</table>

*Drive intercommunication signals
6.3 Signal descriptions

The interface signals and pins are described in more detail than shown in table 4. The signals are listed according to function, rather than in numerical connector pin order. Table 5 lists signal name mnemonic, connector pin number, whether input to (I) or output from (O) the drive, and full signal name.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pin</th>
<th>I/O</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS1FX-</td>
<td>37</td>
<td>I</td>
<td>Drive chip select 0</td>
</tr>
<tr>
<td>CS3FX-</td>
<td>38</td>
<td>I</td>
<td>Drive chip select 1</td>
</tr>
<tr>
<td>DA0</td>
<td>35</td>
<td>I</td>
<td>Drive address bus - bit 0</td>
</tr>
<tr>
<td>DA1</td>
<td>33</td>
<td>I</td>
<td>- bit 1</td>
</tr>
<tr>
<td>DA2</td>
<td>36</td>
<td>I</td>
<td>- bit 2</td>
</tr>
<tr>
<td>DASP-</td>
<td>39</td>
<td>I/O</td>
<td>Drive active/drive 1 present</td>
</tr>
<tr>
<td>DD0</td>
<td>17</td>
<td>I/O</td>
<td>Drive data bus - bit 0</td>
</tr>
<tr>
<td>DD1</td>
<td>15</td>
<td>I/O</td>
<td>- bit 1</td>
</tr>
<tr>
<td>DD2</td>
<td>13</td>
<td>I/O</td>
<td>- bit 2</td>
</tr>
<tr>
<td>DD3</td>
<td>11</td>
<td>I/O</td>
<td>- bit 3</td>
</tr>
<tr>
<td>DD4</td>
<td>9</td>
<td>I/O</td>
<td>- bit 4</td>
</tr>
<tr>
<td>DD5</td>
<td>7</td>
<td>I/O</td>
<td>- bit 5</td>
</tr>
<tr>
<td>DD6</td>
<td>5</td>
<td>I/O</td>
<td>- bit 6</td>
</tr>
<tr>
<td>DD7</td>
<td>3</td>
<td>I/O</td>
<td>- bit 7</td>
</tr>
<tr>
<td>DD8</td>
<td>4</td>
<td>I/O</td>
<td>- bit 8</td>
</tr>
<tr>
<td>DD9</td>
<td>6</td>
<td>I/O</td>
<td>- bit 9</td>
</tr>
<tr>
<td>DD10</td>
<td>8</td>
<td>I/O</td>
<td>- bit 10</td>
</tr>
<tr>
<td>DD11</td>
<td>10</td>
<td>I/O</td>
<td>- bit 11</td>
</tr>
<tr>
<td>DD12</td>
<td>12</td>
<td>I/O</td>
<td>- bit 12</td>
</tr>
<tr>
<td>DD13</td>
<td>14</td>
<td>I/O</td>
<td>- bit 13</td>
</tr>
<tr>
<td>DD14</td>
<td>16</td>
<td>I/O</td>
<td>- bit 14</td>
</tr>
<tr>
<td>DD15</td>
<td>18</td>
<td>I/O</td>
<td>- bit 15</td>
</tr>
<tr>
<td>DIOR-</td>
<td>25</td>
<td>I</td>
<td>Drive I/O read</td>
</tr>
<tr>
<td>DIOW-</td>
<td>23</td>
<td>I</td>
<td>Drive I/O write</td>
</tr>
<tr>
<td>DMACK-</td>
<td>29</td>
<td>I</td>
<td>DMA acknowledge</td>
</tr>
<tr>
<td>DMRQ</td>
<td>21</td>
<td>O</td>
<td>DMA request</td>
</tr>
<tr>
<td>INTRQ</td>
<td>31</td>
<td>O</td>
<td>Drive interrupt</td>
</tr>
<tr>
<td>IOC16-</td>
<td>32</td>
<td>O</td>
<td>Drive 16-bit I/O</td>
</tr>
<tr>
<td>IORDY</td>
<td>27</td>
<td>O</td>
<td>I/O channel ready</td>
</tr>
<tr>
<td>PDIAG-</td>
<td>34</td>
<td>I/O</td>
<td>Passed diagnostics</td>
</tr>
<tr>
<td>RESET-</td>
<td>1</td>
<td>I</td>
<td>Drive reset</td>
</tr>
<tr>
<td>SPSYNC:</td>
<td>28</td>
<td>I</td>
<td>Spindle sync</td>
</tr>
<tr>
<td>CSEL</td>
<td>28</td>
<td>I</td>
<td>Cable select</td>
</tr>
<tr>
<td>keypin</td>
<td>20</td>
<td></td>
<td>Pin used for keying the interface connector</td>
</tr>
</tbody>
</table>
6.3.1 CS1FX- (drive chip select 0)
This is the chip select signal decoded from the host address bus used to select the Command Block Registers.

6.3.2 CS3FX- (drive chip select 1)
This is the chip select signal decoded from the host address bus used to select the Control Block Registers.

6.3.3 DA0-2 (Drive address bus)
This is the 3-bit binary coded address asserted by the host to access a register or data port in the drive.

6.3.4 DASP- (Drive active/drive 1 present)
This is a time-multiplexed signal which indicates that a drive is active, or that Drive 1 is present. This signal shall be an open collector output and each drive shall have a 10K ohm pull-up resistor.

During power on initialization or after RESET- is negated, DASP- shall be asserted by Drive 1 within 400 msec to indicate that Drive 1 is present.

Drive 0 shall allow up to 450 msec for Drive 1 to assert DASP-. If Drive 1 is not present, Drive 0 may assert DASP- to drive an activity LED.

DASP- shall be negated following acceptance of the first valid command by Drive 1 or after 31 seconds, whichever comes first.

Any time after negation of DASP-, either drive may assert DASP- to indicate that a drive is active.

NOTE 1 - Prior to the development of this standard, products were introduced which did not time multiplex DASP-. Some used two jumpers to indicate to Drive 0 whether Drive 1 was present. If such a drive is jumpered to indicate Drive 1 is present it should work successfully with a Drive 1 which complies with this standard. If installed as Drive 1, such a drive may not work successfully because it may not assert DASP- for a long enough period to be recognized. However, it would assert DASP-to indicate that the drive is active.

6.3.5 DD0-DD15 (Drive data bus)
This is an 8- or 16-bit bidirectional data bus between the host and the drive. The lower 8 bits are used for 8-bit transfers e.g., registers, ECC bytes and, if the drive supports the Features Register capability to enable 8-bit-only data transfers (see 9.22).

6.3.6 DIOR- (Drive I/O read)
This is the Read strobe signal. The falling edge of DIOR- enables data from a register or the data port of the drive onto the host data bus, DD0-DD7 or DD0-DD15. The rising edge of DIOR- latches data at the host.
6.3.7 DIOW- (Drive I/O write)

This is the Write strobe signal. The rising edge of DIOW- clocks data from the host data bus, DD0-DD7 or DD0-DD15, into a register or the data port of the drive.

6.3.8 DMACK- (DMA acknowledge) (Optional)

This signal shall be used by the host in response to DMARQ to either acknowledge that data has been accepted, or that data is available.

6.3.9 DMARQ (DMA request) (Optional)

This signal, used for DMA data transfers between host and drive, shall be asserted by the drive when it is ready to transfer data to or from the host. The direction of data transfer is controlled by DIOR- and DIOW-. This signal is used in a handshake manner with DMACK- i.e., the drive shall wait until the host asserts DMACK- before negating DMARQ, and re-asserting DMARQ if there is more data to transfer.

When a DMA operation is enabled, IOCS16-, CS1FX-, and CS3FX- shall not be asserted and transfers shall be 16-bits wide.

NOTE 2 - ATA products with DMA capability require a pull-down resistor on this signal to prevent spurious data transfers. This resistor may affect driver requirements for drives sharing this signal in systems with unbuffered ATA signals.

6.3.10 INTRQ (Drive interrupt)

This signal is used to interrupt the host system. INTRQ is asserted only when the drive has a pending interrupt, the drive is selected, and the host has cleared nIEN in the Device Control Register. If nIEN=1, or the drive is not selected, this output is in a high impedance state, regardless of the presence or absence of a pending interrupt.

INTRQ shall be negated by:
- assertion of RESET- or;
- the setting of SRST of the Device Control Register, or;
- the host writing the Command Register or;
- the host reading the Status Register.

NOTE 3 - Some drives may negate INTRQ on a PIO data transfer completion, except on a single sector read or on the last sector of a multi-sector read.

On PIO transfers, INTRQ is asserted at the beginning of each data block to be transferred. A data block is typically a single sector, except when declared otherwise by use of the Set Multiple command. An exception occurs on Format Track, Write Sector(s), Write Buffer and Write Long commands - INTRQ shall not be asserted at the beginning of the first data block to be transferred.

On DMA transfers, INTRQ is asserted only once, after the command has completed.
6.3.11 IOCS16- (Drive 16-bit I/O)

Except for DMA transfers, IOCS16- indicates to the host system that the 16-bit data port has been addressed and that the drive is prepared to send or receive a 16-bit data word. This shall be an open collector output.

- When transferring in PIO mode, if IOCS16- is not asserted, transfers shall be 8-bit using DD0-7.
- When transferring in PIO mode, if IOCS16- is asserted, transfers shall be 16-bit using DD0-15.
- When transferring in DMA mode, the host shall use a 16-bit DMA channel and IOCS16- shall not be asserted.

6.3.12 IORDY (I/O channel ready) (Optional)

This signal is negated to extend the host transfer cycle of any host register access (Read or Write) when the drive is not ready to respond to a data transfer request. When IORDY is not negated, IORDY shall be in a high impedance state.

6.3.13 PDIAG- (Passed diagnostics)

This signal shall be asserted by Drive 1 to indicate to Drive 0 that it has completed diagnostics. A 10K ohm pull-up resistor shall be used on this signal by each drive.

Following a power on reset, software reset or RESET-, Drive 1 shall negate PDIAG- within 1 msec (to indicate to Drive 0 that it is busy). Drive 1 shall then assert PDIAG- within 30 seconds to indicate that it is no longer busy, and is able to provide status. If Drive 1 is present, then Drive 0 shall wait for up to 31 seconds from power-on reset, software reset or RESET- for Drive 1 to assert PDIAG-. If Drive 1 fails to assert PDIAG-, Drive 0 shall set bit 7 to 1 in the Error Register to indicate that Drive 1 failed. After the assertion of PDIAG-, Drive 1 may be unable to accept commands until it has finished its reset procedure and is Ready (DRDY=1).

Following the receipt of a valid Execute Drive Diagnostics command, Drive 1 shall negate PDIAG- within 1 msec to indicate to Drive 0 that it is busy and has not yet passed its drive diagnostics. Drive 1 shall then assert PDIAG- within 5 seconds to indicate that it is no longer busy, and is able to provide status. Drive 1 should clear BSY before asserting PDIAG-. If Drive 1 is present then Drive 0 shall wait for up to 6 seconds from the receipt of a valid Execute Drive Diagnostics command for Drive 1 to assert PDIAG-. If Drive 1 fails to assert PDIAG-, Drive 0 shall set bit 7 to 1 in the Error Register to indicate that Drive 1 failed.

If DASP- was not asserted by Drive 1 during reset initialization, Drive 0 shall post its own status immediately after it completes diagnostics, and clear the Drive 1 Status Register to 00h. Drive 0 may be unable to accept commands until it has finished its reset procedure and is Ready (DRDY=1).
6.3.14 RESET- (Drive reset)

This signal from the host system shall be asserted for at least 25 usec after voltage levels have stabilized during power on and negated thereafter unless some event requires that the drive(s) be reset following power on.

6.3.15 SPSYNC:CSEL (Spindle synchronization/cable select) (Optional)

This signal shall have a 10K ohm pull-up resistor.

This is a dual purpose signal and either or both functions may be implemented. If both functions are implemented then they cannot be active concurrently: the choice as to which is active is made by a vendor-defined switch.

All drives connected to the same cable should have the same function active at the same time. If SPSYNC and CSEL are mixed on the same cable, then drive behavior is undefined.

Prior to the introduction of this standard, this signal was defined as DALE (Drive Address Latch Enable), and used for an address valid indication from the host system. If used, the host address and chip selects, DAO through DA2, CS1FX-, and CS3FX- were valid at the negation of this signal and remained valid while DALE was negated, therefore, the drive did not need to latch these signals with DALE.

6.3.16 SPSYNC (Spindle synchronization) (Optional)

This signal may be either input or output to the drive depending on a vendor-defined switch. If a drive is set to Master the signal is output, and if a drive is set to slave the signal is input.

There is no requirement that each drive implementation be plug-compatible to the extent that a multiple vendor drive subsystem be operable. Mix and match of different manufacturers drives is unlikely because rpm, sync fields, sync bytes, etc., need to be virtually identical. However, if drives are designed to match the following recommendation, controllers can operate drives with a single implementation.

There can only be one master drive at a time in a configuration. The host or the drive designated as master can generate SPSYNC at least once per rotation, but may be at a higher frequency.

SPSYNC received by a drive is used as the synchronization signal to lock the spindles in step. The time to achieve synchronization varies, and is indicated by the drive setting DRDY i.e., if the drive does not achieve synchronization following power on or a reset, it shall not set DRDY.

A master drive or the host generates SPSYNC and transmits it.

A slave drive does not generate SPSYNC and is responsible to synchronize its index to SPSYNC.

If a drive does not support synchronization, it shall ignore SPSYNC.
In the event that a drive previously synchronized loses synchronization, but is otherwise operational, it does not clear DRDY.

6.3.17 CSEL (Cable select) (Optional)

The drive is configured as either Drive 0 or Drive 1 depending upon the value of CSEL:
- If CSEL is grounded then the drive address is 0;
- If CSEL is open then the drive address is 1.

Special cabling can be used by the system manufacturer to selectively ground CSEL e.g., CSEL of Drive 0 is connected to the CSEL conductor in the cable, and is grounded, thus allowing the drive to recognize itself as Drive 0. CSEL of Drive 1 is not connected to CSEL because the conductor is removed, thus the drive can recognize itself as Drive 1. See figure 5.

```
+------ CSEL Conductor -------------------------+
     | Ground                                Open |
     | Host |
     | Drive 0 | Drive 1 |
+------ CSEL Conductor -------------------------+
     | Ground | Open |
     | Host |
     | Drive 1 | Drive 0 |
+------ CSEL Conductor -------------------------+
```

Figure 5 - Cable select
7 Logical interface

7.1 General

7.1.1 Bit conventions

Bit names are shown in all upper case letters except where a lower case n precedes a bit name. This indicates that when nBIT=0 (bit is zero) the action is true and when nBIT=1 (bit is one) the action is false. If there is no preceding n, then when BIT=1 it is true, and when BIT=0 it is false.

A bit can be set to one or cleared to zero and polarity influences whether it is to be interpreted as true or false:

<table>
<thead>
<tr>
<th></th>
<th>BIT=1</th>
<th>nBIT=0</th>
</tr>
</thead>
<tbody>
<tr>
<td>True</td>
<td></td>
<td></td>
</tr>
<tr>
<td>False</td>
<td>BIT=0</td>
<td>nBIT=1</td>
</tr>
</tbody>
</table>

7.1.2 Environment

The drives using this interface shall be programmed by the host computer to perform commands and return status to the host at command completion. When two drives are daisy chained on the interface, commands are written in parallel to both drives, and for all except the Execute Diagnostics command, only the selected drive executes the command. On an Execute Diagnostics command addressed to Drive 0, both drives shall execute the command, and Drive 1 shall post its status to Drive 0 via PDIAG-.

Drives are selected by the DRV bit in the Drive/Head Register (see 7.2.8), and by a jumper or switch on the drive designating it as either a Drive 0 or as Drive 1. When DRV=0, Drive 0 is selected. When DRV=1, Drive 1 is selected. When drives are daisy chained, one shall be set as Drive 0 and the other as Drive 1. When a single drive is attached to the interface it shall be set as Drive 0.

Prior to the adoption of this standard, some drives may have provided jumpers to indicate Drive 0 with no Drive 1 present, or Drive 0 with Drive 1 present. Throughout this document, drive selection always refers to the state of the DRV bit, the position of the Drive 0/Drive 1 jumper or switch, or use of the CSEL pin.

A drive can operate in either of two addressing modes, CHS or LBA, on a command by command basis. A drive which can support LBA mode indicates this in the Identify Drive Information. If the host selects LBA mode in the Drive/Head register, Sector Number, Cylinder Low, Cylinder High and HS3-HS0 of the Drive/Head Register contains the zero based-LBA.

In LBA mode, the sectors on the drive are assumed to be linearly mapped with an Initial definition of:

LBA 0 = Cylinder 0/head 0/sector 1.

Irrespective of translate mode geometry set by the host, the LBA address of a given sector does not change:

LBA = [(Cylinder * no of heads + heads) * sectors/track] + (Sector-1)
7.2 I/O register descriptions

Communication to or from the drive is through an I/O Register that routes the input or output data to or from registers (selected) by a code on signals from the host (CS1FX-, CS3FX-, DA2, DA1, DA0, DIOR-, and DIOW-).

The Command Block Registers are used for sending commands to the drive or posting status from the drive.

The Control Block Registers are used for drive control and to post alternate status.

Table 6 lists these registers and the addresses that select them.

Logic conventions are:
A = signal asserted;
N = signal negated;
x = does not matter which it is.

Table 6 - I/O port functions/selection addresses

<table>
<thead>
<tr>
<th>Addresses</th>
<th>Functions</th>
<th>READ (DIOR-)</th>
<th>WRITE (DIOW-)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS1FX-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CS3FX-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DA2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DA1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DA0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
</tr>
<tr>
<td>A</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>N</td>
<td>A</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>A</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Addresses</th>
<th>Functions</th>
<th>READ (DIOR-)</th>
<th>WRITE (DIOW-)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS1FX-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CS3FX-</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DA2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DA1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DA0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>N</td>
<td>N</td>
<td>N</td>
<td>N</td>
</tr>
<tr>
<td>A</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>A</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>A</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>A</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>A</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>A</td>
<td>x</td>
<td>x</td>
</tr>
</tbody>
</table>

* Mapping of registers in LBA mode
7.2.1 Alternate status register

This register contains the same information as the Status Register in the command block. The only difference being that reading this register does not imply interrupt acknowledge or clear a pending interrupt.

+=======-=======-=======-=======-=======-=======-=======-=======+
|   7   |   6   |   5   |   4   |   3   |   2   |   1   |   0   |
|-------+-------+-------+-------+-------+-------+-------+-------|
|  BSY  | DRDY  |  DWF  |  DSC  |  DRQ  | CORR  |  IDX  |  ERR  |
+===============================================================+

See 7.2.13 for definitions of the bits in this register.

7.2.2 Command register

This register contains the command code being sent to the drive. Command execution begins immediately after this register is written. The executable commands, the command codes, and the necessary parameters for each command are listed in table 9.

7.2.3 Cylinder high register

This register contains the high order bits of the starting cylinder address for any disk access. At the end of the command, this register is updated to reflect the current cylinder number. The most significant bits of the cylinder address shall be loaded into the cylinder high Register.

In LBA Mode this register contains Bits 16-23. At the end of the command, this register is updated to reflect the current LBA Bits 16-23.

NOTE 4 - Prior to the introduction of this standard, only the lower 2 bits of this register were valid, limiting cylinder address to 10 bits i.e., 1024 cylinders.

7.2.4 Cylinder low register

This register contains the low order 8 bits of the starting cylinder address for any disk access. At the end of the command, this register is updated to reflect the current cylinder number.

In LBA Mode this register contains Bits 8-15. At the end of the command, this register is updated to reflect the current LBA Bits 8-15.

7.2.5 Data register

This 16-bit register is used to transfer data blocks between the device data buffer and the host. It is also the register through which sector information is transferred on a Format Track command. Data transfers may be either PIO or DMA.
7.2.6 Device control register

The bits in this register are as follows:

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>1</td>
<td>SRST</td>
<td>nIEN</td>
<td>0</td>
</tr>
</tbody>
</table>

- SRST is the host software reset bit. The drive is held reset when this bit is set. If two disk drives are daisy chained on the interface, this bit resets both simultaneously. Drive 1 is not required to execute the DASP-handshake procedure.

- nIEN is the enable bit for the drive interrupt to the host. When nIEN=0, and the drive is selected, INTRQ shall be enabled through a tri-state buffer. When nIEN=1, or the drive is not selected, the INTRQ signal shall be in a high impedance state.

7.2.7 Drive address register

This register contains the inverted drive select and head select addresses of the currently selected drive. The bits in this register are as follows:

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>HiZ</td>
<td>nWTG</td>
<td>nHS3</td>
<td>nHS2</td>
<td>nHS1</td>
<td>nHS0</td>
<td>nDS1</td>
<td>nDS0</td>
</tr>
</tbody>
</table>

- HiZ shall always be in a high impedance state.
- nWTG is the Write Gate bit. When writing to the disk drive is in progress, nWTG=0.
- nHS3 through nHS0 are the one's complement of the binary coded address of the currently selected head. For example, if nHS3 through nHS0 are 1100b, respectively, head 3 is selected. nHS3 is the most significant bit.
- nDS1 is the drive select bit for drive 1. When drive 1 is selected and active, nDS1=0.
- nDS0 is the drive select bit for drive 0. When drive 0 is selected and active, nDS0=0.

NOTE 5 - Care should be used when interpreting these bits, as they do not always represent the expected status of drive operations at the instant the status was put into this register. This is because of the use of caching, translate mode and the Drive 0/Drive 1 concept with each drive having its own embedded controller.
7.2.8 Drive/head register

This register contains the drive and head numbers. The contents of this register define the number of heads minus 1, when executing an Initialize Drive Parameters command.

```
+---+---+---+---+---+---+---+---+
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
+---+---+---+---+---+---+---+---+
| 1 | L | 1 | DRV | HS3 | HS2 | HS1 | HS0 |
+====================================================================+
```

- L is the binary encoded address mode select. When L=0, addressing is by CHS mode. When L=1, addressing is by LBA mode.
- DRV is the binary encoded drive select number. When DRV=0, Drive 0 is selected. When DRV=1, Drive 1 is selected.
- If L=0, HS3 through HS0 contain the binary coded address of the head to be selected e.g., if HS3 through HS0 are 0011b, respectively, head 3 will be selected. HS3 is the most significant bit. At command completion, these bits are updated to reflect the currently selected head.
- If L=1, HS3 through HS0 contain bits 24-27 of the LBA. At command completion, these bits are updated to reflect the current LBA bits 24-27.

7.2.9 Error register

This register contains status from the last command executed by the drive or a Diagnostic Code.

At the completion of any command except Execute Drive Diagnostic, the contents of this register are valid when ERR=1 in the Status Register.

Following a power on, a reset, or completion of an Execute Drive Diagnostic command, this register contains a Diagnostic Code (see table 10).

```
+---+---+---+---+---+---+---+---+
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
+---+---+---+---+---+---+---+---+
| BBK | UNC | MC | IDNF | MCR | ABRT | TK0NF | AMNF |
+====================================================================+
```

- BBK (Bad Block Detected) indicates a bad block mark was detected in the requested sector's ID field.
- UNC (Uncorrectable Data Error) indicates an uncorrectable data error has been encountered.
- MC (Media Changed) indicates that the removable media has been changed i.e., there has been a change in the ability to access the media.
- IDNF (ID Not Found) indicates the requested sector's ID field could not be found.
- ABRT (Aborted Command) indicates the requested command has been aborted
due to a drive status error (Not Ready, Write Fault, etc.) or because the command code is invalid.

- MCR (Media Change Requested) indicates that the release latch on a removable media drive has been pressed. This means that the user wishes to remove the media and requires an action of some kind e.g., have software issue a Media Eject or Door Unlock command.

- TK0NF (Track 0 Not Found) indicates track 0 has not been found during a Recalibrate command.

- AMNF (Address Mark Not Found) indicates the data address mark has not been found after finding the correct ID field.

7.2.10 Features register

This register is command specific and may be used to enable and disable features of the interface e.g., by the Set Features Command to enable and disable caching.

This register may be ignored by some drives.

Some hosts, based on definitions prior to the completion of this standard, set values in this register to designate a recommended Write Precompensation Cylinder value.

7.2.11 Sector count register

This register contains the number of sectors of data requested to be transferred on a read or write operation between the host and the drive. If the value in this register is zero, a count of 256 sectors is specified.

If this register is zero at command completion, the command was successful. If not successfully completed, the register contains the number of sectors which need to be transferred in order to complete the request.

The contents of this register may be defined otherwise on some commands e.g., Initialize Drive Parameters, Format Track or Write Same commands.

7.2.12 Sector number register

This register contains the starting sector number for any disk data access for the subsequent command. The sector number may be from 1 to the maximum number of sectors per track.

In LBA Mode this register contains Bits 0-7. At the end of the command, this register is updated to reflect the current LBA Bits 0-7.

See the command descriptions for contents of the register at command completion (whether successful or unsuccessful).

7.2.13 Status register

This register contains the drive status. The contents of this register are updated at the completion of each command. When BSY is cleared, the other bits in this register shall be valid within 400 nsec. If BSY=1, no other bits in this register are valid. If the host reads this register when an interrupt
is pending, it is considered to be the interrupt acknowledge. Any pending interrupt is cleared whenever this register is read.

NOTE 6 - If Drive 1 is not detected as being present, Drive 0 clears the Drive 1 Status Register to 00h (indicating that the drive is Not Ready).

+-------+-------+-------+-------+-------+-------+-------+-------+
|   7   |   6   |   5   |   4   |   3   |   2   |   1   |   0   |
|-------+-------+-------+-------+-------+-------+-------+-------|
| BSY   | DRDY  | DWF   | DSC   | DRQ   | CORR  | IDX   | ERR   |
+=======+=======+=======+=======+=======+=======+=======+=======+

NOTE 7 - Prior to the definition of this standard, DRDY and DSC were unlatched real time signals.

- BSY (Busy) is set whenever the drive has access to the Command Block Registers. The host should not access the Command Block Register when BSY=1. When BSY=1, a read of any Command Block Register shall return the contents of the Status Register. This bit is set by the drive (which may be able to respond at times when the media cannot be accessed) under the following circumstances:
  a) within 400 nsec after the negation of RESET- or after SRST has been set in the Device Control Register. Following acceptance of a reset it is recommended that BSY be set for no longer than 30 seconds by Drive 1 and no longer than 31 seconds by Drive 0.
  b) within 400 nsec of a host write of the Command Register with a Read, Read Long, Read Buffer, Seek, Recalibrate, Initialize Drive Parameters, Read Verify, Identify Drive, or Execute Drive Diagnostic command.
  c) within 5 usecs following transfer of 512 bytes of data during execution of a Write, Format Track, or Write Buffer command, or 512 bytes of data and the appropriate number of ECC bytes during the execution of a Write Long command.

- DRDY (Drive Ready) indicates that the drive is capable of responding to a command. When there is an error, this bit is not changed until the Status Register is read by the host, at which time the bit again indicates the current readiness of the drive. This bit shall be cleared at power on and remain cleared until the drive is ready to accept a command.

- DWF (Drive Write Fault) indicates the current write fault status. When an error occurs, this bit shall not be changed until the Status Register is read by the host, at which time the bit again indicates the current write fault status.

- DSC (Drive Seek Complete) indicates that the drive heads are settled over a track. When an error occurs, this bit shall not be changed until the Status Register is read by the host, at which time the bit again indicates the current Seek Complete status.

- DRQ (Data Request) indicates that the drive is ready to transfer a word or byte of data between the host and the drive.

- CORR (Corrected Data) indicates that a correctable data error was encountered and the data has been corrected. This condition does not terminate a data transfer.

- IDX (Index) is set once per disk revolution.

- ERR (Error) indicates that an error occurred during execution of the
previous command. The bits in the Error Register have additional information regarding the cause of the error.
8 Programming requirements

8.1 Reset response

A reset is accepted within 400 nsec after the negation of RESET- or within 400 nsec after SRST has been set in the Device Control Register.

When the drive is reset by RESET-, Drive 1 shall indicate it is present by asserting DASP- within 400 msec, and DASP- shall remain asserted for 30 seconds or until Drive 1 accepts the first command. See also 6.3.4 and 6.3.13.

When the drive is reset by SRST, the drive shall set BSY=1.

See also 7.2.6.

When a reset is accepted, and with BSY set:

a) Both drives perform any necessary hardware initialization;
b) Both drives clear any previously programmed drive parameters;
c) Both drives may revert to the default condition;
d) Both drives load the Command Block Registers with their default values;
e) If a hardware reset, Drive 0 waits for DASP- to be asserted by Drive 1;
f) If operational, Drive 1 asserts DASP-;
g) Drive 0 waits for PDIAG- to be asserted if Drive 1 asserts DASP-;
h) If operational, Drive 1 clears BSY;
i) If operational, Drive 1 asserts PDIAG-;
j) Drive 0 clears BSY.

No interrupt is generated when initialization is complete.

The default values for the Command Block Registers if no self-tests are performed or if no errors occurred are:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>01h</td>
</tr>
<tr>
<td>Cylinder Low</td>
<td>00h</td>
</tr>
<tr>
<td>Cylinder High</td>
<td>00h</td>
</tr>
<tr>
<td>Sector Number</td>
<td>01h</td>
</tr>
<tr>
<td>Drive/Head</td>
<td>00h</td>
</tr>
</tbody>
</table>

The Error Register shall contain a Diagnostic Code (see table 10) if a self-test is performed.

Following any reset, the host should issue an Initialize Drive Parameters command to ensure the drive is initialized as desired.

There are three types of reset in ATA. The following is a suggested method of classifying reset actions:

- Power On Reset: the drive executes a series of electrical circuitry diagnostics, spins up the HDA, tests speed and other mechanical parametrics, and sets default values.
- Hardware Reset: the drive executes a series of electrical circuitry diagnostics, and resets to default values.
Software Reset: the drive resets the interface circuitry according to the Set Features requirement (See 9.22).

8.2 Translate mode

The cylinder, head and sector geometry of the drive as presented to the host may differ from the actual physical geometry. Translate mode is an optional and device specific means of mapping between the two.

8.3 Power conditions

Optional power commands permit the host to modify the behavior of the drive in a manner which reduces the power required to operate. See table 7.

<table>
<thead>
<tr>
<th>Mode</th>
<th>SRST</th>
<th>BSY</th>
<th>DRDY</th>
<th>Interface active</th>
<th>Media</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep</td>
<td>*</td>
<td>x</td>
<td>x</td>
<td>*</td>
<td>0</td>
</tr>
<tr>
<td>Standby</td>
<td>x</td>
<td>0</td>
<td>1</td>
<td>Yes</td>
<td>0</td>
</tr>
<tr>
<td>Idle</td>
<td>x</td>
<td>0</td>
<td>1</td>
<td>Yes</td>
<td>1</td>
</tr>
<tr>
<td>Active</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>Yes</td>
<td>1</td>
</tr>
</tbody>
</table>

1 = Active  0 = Inactive  * See 9.23

The lowest power consumption when the drive is powered on occurs in Sleep mode. When in Sleep mode, the drive requires a reset to be activated (see 9.23). The time to respond could be as long as 30 seconds or more.

In Standby mode the drive interface is capable of accepting commands, but as the media is not immediately accessible, it could take the drive as long as 30 seconds or more to respond.

In Idle mode the drive is capable of responding immediately to media access requests. A drive in Idle mode may take longer to complete the execution of a command because it may have to activate some circuitry.

In Active mode the drive is capable of responding immediately to media access requests, and commands complete execution in the shortest possible time.

Ready is not a power condition. A drive may post ready at the interface even though the media may not be accessible.

See specific power-related commands.

8.4 Error posting

The errors that are valid for each command are defined in table 8. It is not a requirement that all valid conditions be implemented. See 7.2.9 and 7.2.13
for the definition of the Error Register and Status Register bits.

Table 8 - Register contents

<table>
<thead>
<tr>
<th>Command</th>
<th>Error register</th>
<th>Status register</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>BBK</td>
<td>UNC</td>
</tr>
<tr>
<td>Acknowledge media chge</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Boot - post-boot</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Boot - pre-boot</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Check power mode</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Door lock</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Door unlock</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Execute drive diags</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Format track</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Identify drive</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Idle</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Idle immediate</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Initialize drive parms</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>NOP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Read buffer</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Read DMA</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Read long</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Read multiple</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Read sector(s)</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Read verify sector(s)</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Recalibrate</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Seek</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Set features</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Set multiple mode</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sleep</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Standby</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Standby immediate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Write buffer</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Write DMA</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Write long</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Write multiple</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Write same</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Write sector(s)</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Write verify</td>
<td>V</td>
<td>V</td>
</tr>
<tr>
<td>Invalid command code</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

V = valid on this command
9 Command descriptions

Commands are issued to the drive by loading the pertinent registers in the command block with the needed parameters, and then writing the command code to the Command Register.

The manner in which a command is accepted varies. There are three classes (see table 9) of command acceptance, all predicated on the fact that to receive a command, BSY=0:

- Upon receipt of a Class 1 command, the drive sets BSY within 400 nsec.
- Upon receipt of a Class 2 command, the drive sets BSY within 400 nsec, sets up the sector buffer for a write operation, sets DRQ within 700 usec, and clears BSY within 400 nsec of setting DRQ.
- Upon receipt of a Class 3 command, the drive sets BSY within 400 nsec, sets up the sector buffer for a write operation, sets DRQ within 20 msec, and clears BSY within 400 nsec of setting DRQ.

NOTE 8 - DRQ may be set so quickly on Class 2 and Class 3 that the BSY transition is too short for BSY=1 to be recognized.

The drive shall implement all mandatory commands as identified by an M, and may implement the optional commands identified by an O, in table 9. V indicates a Vendor Specific command code.

If a new command is issued to a drive which has an uncompleted command (subsequently referred to as Old_Command) in progress, the drive shall immediately respond to the new command (Subsequently referred to as New_Command), even if execution of the Old_Command could have been completed.

There shall be no indication given to the system as to the status of the Old_Command which was being executed at the time the New_Command was issued.
<table>
<thead>
<tr>
<th>Class</th>
<th>Command codes</th>
<th>Parameters used</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Acknowledge media chge</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>Boot - post-boot</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>Boot - pre-boot</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>Check power mode</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>Door lock</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>Door unlock</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>Execute drive diagnostic</td>
<td>D*</td>
</tr>
<tr>
<td>1</td>
<td>Format track</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>Identify drive</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>Idle</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>Idle immediate</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>Initialize drive parameters</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>NOP</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Read buffer</td>
<td>D</td>
</tr>
<tr>
<td>1</td>
<td>Read DMA (w/retry)</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Read DMA (w/o retry)</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Read long (w/retry)</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Read long (w/o retry)</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Read multiple</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Read sector(s) (w/retry)</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Read sector(s) (w/o retry)</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Read verify sector(s) (w/retry)</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Read verify sector(s) (w/o retry)</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Recalibrate</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Seek</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Set features</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Set multiple mode</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Sleep</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Standby</td>
<td>y</td>
</tr>
<tr>
<td>1</td>
<td>Standby immediate</td>
<td>y</td>
</tr>
<tr>
<td>2</td>
<td>Write buffer</td>
<td>D</td>
</tr>
<tr>
<td>2</td>
<td>Write DMA (w/retry)</td>
<td>y</td>
</tr>
<tr>
<td>2</td>
<td>Write DMA (w/o retry)</td>
<td>y</td>
</tr>
<tr>
<td>2</td>
<td>Write long (w/retry)</td>
<td>y</td>
</tr>
<tr>
<td>2</td>
<td>Write long (w/o retry)</td>
<td>y</td>
</tr>
<tr>
<td>3</td>
<td>Write multiple</td>
<td>y</td>
</tr>
<tr>
<td>3</td>
<td>Write same</td>
<td>y</td>
</tr>
<tr>
<td>2</td>
<td>Write sector(s) (w/retry)</td>
<td>y</td>
</tr>
<tr>
<td>2</td>
<td>Write sector(s) (w/o retry)</td>
<td>y</td>
</tr>
<tr>
<td>3</td>
<td>Write verify</td>
<td>y</td>
</tr>
<tr>
<td>Vendor unique</td>
<td>9Ah</td>
<td></td>
</tr>
<tr>
<td>Vendor unique</td>
<td>C0-C3h</td>
<td></td>
</tr>
<tr>
<td>Vendor unique</td>
<td>8xh</td>
<td></td>
</tr>
<tr>
<td>Vendor unique</td>
<td>F0h-FFh</td>
<td></td>
</tr>
</tbody>
</table>

Reserved: all remaining codes

<p>| CY = Cylinder registers | SC = Sector count register |
| DH = Drive/head register | SN = Sector number register |</p>
<table>
<thead>
<tr>
<th>FR = Features register (see command descriptions for use)</th>
</tr>
</thead>
<tbody>
<tr>
<td>y - the register contains a valid parameter for this command.</td>
</tr>
<tr>
<td>For the drive/head register, y means both the drive and head parameters are used.</td>
</tr>
<tr>
<td>D - only the drive parameter is valid and not the head parameter.</td>
</tr>
<tr>
<td>D* - Addressed to drive 0 but both drives execute it.</td>
</tr>
<tr>
<td>* - Maintained for compatibility (see 7.2.10)</td>
</tr>
</tbody>
</table>

9.1 Acknowledge media change (removable)

If the drive is operating in a mode which requires that the operating system acknowledge a media change, this command clears the Media Change Error so that normal operation can resume. If the drive is not operating in such a mode, this command returns an Abort error.

9.2 Boot - post-boot (removable)

This command provides a means to send vendor-specific information that may be required in order to pass diagnostics which are applicable to non-removable disk drives.

9.3 Boot - pre-boot (removable)

This command is issued to prepare a removable drive to respond to boot.

9.4 Check power mode

This command checks the power mode.

If the drive is in, going to, or recovering from the Standby Mode the drive shall set BSY, set the Sector Count Register to 00h, clear BSY, and generate an interrupt.

If the drive is in the Idle Mode, the drive shall set BSY, set the Sector Count Register to FFh, clear BSY, and generate an interrupt.

9.5 Door lock (removable)

This command locks the door if the drive is Ready and unlocked, otherwise it responds with Not Ready.

9.6 Door unlock (removable)

This command unlocks the door if the drive is Ready and locked, otherwise it responds with Not Ready.

9.7 Execute drive diagnostic

This command shall perform the internal diagnostic tests implemented by the drive. See also 6.3.4 and 6.3.13. The DRV bit is ignored. Both drives, if present, shall execute this command.
If Drive 1 is present:
- Drive 1 asserts PDIAG- within 5 seconds.
- Drive 0 waits up to 6 seconds for Drive 1 to assert PDIAG-.
- If Drive 1 has not asserted PDIAG-, indicating a failure, Drive 0 shall append 80h to its own diagnostic status.
- Both drives shall execute diagnostics.
- If Drive 1 diagnostic failure is detected when Drive 0 status is read, Drive 1 status is obtained by setting the DRV bit, and reading status.

If there is no Drive 1 present:
- Drive 0 posts only its own diagnostic results.
- Drive 0 clears BSY, and generates an interrupt.

The Diagnostic Code written to the Error Register is a unique 8-bit code as shown in table 10, and not as the single bit flags defined in 7.2.9.

If Drive 1 fails diagnostics, Drive 0 "ORs" 80h with its own status and loads that code into the Error Register. If Drive 1 passes diagnostics or there is no Drive 1 connected, Drive 0 "ORs" 00h with its own status and loads that code into the Error Register.

Table 10 - Diagnostic codes

<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>01h</td>
<td>No error detected</td>
</tr>
<tr>
<td>02h</td>
<td>Formatter device error</td>
</tr>
<tr>
<td>03h</td>
<td>Sector buffer error</td>
</tr>
<tr>
<td>04h</td>
<td>ECC circuitry error</td>
</tr>
<tr>
<td>05h</td>
<td>Controlling microprocessor error</td>
</tr>
<tr>
<td>8xh</td>
<td>Drive 1 failed</td>
</tr>
</tbody>
</table>

9.8 Format track

The implementation of the Format Track command is vendor specific. The actions may be a physical reformatting of a track, initializing the data field contents to some value, or doing nothing.

The Sector Count Register contains the number of sectors per track.

The track address is specified in the Cylinder High and Cylinder Low Registers, and the number of sectors is specified in the Sector Count Register. When the command is accepted, the drive sets the DRQ bit and waits for the host to fill the sector buffer. When the sector buffer is full, the drive clears DRQ, sets BSY and begins command execution.
The contents of the sector buffer shall not be written to the media, and may be either ignored or interpreted as follows:

```
+------------+------------+------------+--------------------------+
<table>
<thead>
<tr>
<th>DD15 ---- DD0</th>
<th>DD15 ---- DD0</th>
</tr>
</thead>
<tbody>
<tr>
<td>First sector</td>
<td>Last sector</td>
</tr>
<tr>
<td>descriptor</td>
<td>descriptor</td>
</tr>
<tr>
<td></td>
<td>Remainder of buffer</td>
</tr>
<tr>
<td></td>
<td>filled with zeros</td>
</tr>
</tbody>
</table>
+====================================================================+
```

One 16-bit word represents each sector, the words being contiguous from the start of a sector. Any words remaining in the buffer after the representation of the last sector are filled with zeros. DD15-8 contain the sector number. If an interleave is specified, the words appear in the same sequence as they appear on the track. DD7-0 contain a descriptor value defined as follows:

- 00h - Format sector as good;
- 20h - Unassign the alternate location for this sector;
- 40h - Assign this sector to an alternate location;
- 80h - Format sector as bad.

**NOTES**

9 - Some users of the ATA drive expect the operating system partition table to be erased on a Format command. It is recommended that a drive which does not perform a physical format of the track, write a data pattern of all zeros to the sectors which have been specified by the Format Track command.

10 - It is recommended that implementors resassign data blocks which show repeated errors.

9.9 Identify drive

The Identify Drive command enables the host to receive parameter information from the drive. When the command is issued, the drive sets BSY, stores the required parameter information in the sector buffer, sets DRQ, and generates an interrupt. The host then reads the information out of the sector buffer. The parameter words in the buffer have the arrangement and meanings defined in table 11. All reserved bits or words shall be zero.
**Table 11 - Identify drive information**

<table>
<thead>
<tr>
<th>Word</th>
<th>General configuration bit-significant information:</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>reserved for non-magnetic drives</td>
</tr>
<tr>
<td>1</td>
<td>format speed tolerance gap required</td>
</tr>
<tr>
<td>2</td>
<td>track offset option available</td>
</tr>
<tr>
<td>3</td>
<td>data strobe offset option available</td>
</tr>
<tr>
<td>4</td>
<td>rotational speed tolerance is &gt; 0.5%</td>
</tr>
<tr>
<td>5</td>
<td>disk transfer rate &gt; 10 Mbs</td>
</tr>
<tr>
<td>6</td>
<td>disk transfer rate &gt; 5 Mbs but &lt;= 10 Mbs</td>
</tr>
<tr>
<td>7</td>
<td>disk transfer rate &lt;= 5 Mbs</td>
</tr>
<tr>
<td>8</td>
<td>removable cartridge drive</td>
</tr>
<tr>
<td>9</td>
<td>fixed drive</td>
</tr>
<tr>
<td>10</td>
<td>spindle motor control option implemented</td>
</tr>
<tr>
<td>11</td>
<td>head switch time &gt; 15 usec</td>
</tr>
<tr>
<td>12</td>
<td>not MFM encoded</td>
</tr>
<tr>
<td>13</td>
<td>soft sectored</td>
</tr>
<tr>
<td>14</td>
<td>hard sectored</td>
</tr>
<tr>
<td>15</td>
<td>reserved</td>
</tr>
<tr>
<td>1</td>
<td>Number of cylinders</td>
</tr>
<tr>
<td>2</td>
<td>Reserved</td>
</tr>
<tr>
<td>3</td>
<td>Number of heads</td>
</tr>
<tr>
<td>4</td>
<td>Number of unformatted bytes per track</td>
</tr>
<tr>
<td>5</td>
<td>Number of unformatted bytes per sector</td>
</tr>
<tr>
<td>6</td>
<td>Number of sectors per track</td>
</tr>
<tr>
<td>7-9</td>
<td>Vendor unique</td>
</tr>
<tr>
<td>10-19</td>
<td>Serial number (20 ASCII characters, 0000h=not specified)</td>
</tr>
<tr>
<td>20</td>
<td>Buffer type</td>
</tr>
<tr>
<td>21</td>
<td>Buffer size in 512 byte increments (0000h=not specified)</td>
</tr>
<tr>
<td>22</td>
<td># of ECC bytes avail on read/write long cmds (0000h=not spec'd)</td>
</tr>
<tr>
<td>23-26</td>
<td>Firmware revision (8 ASCII characters, 0000h=not specified)</td>
</tr>
<tr>
<td>27-46</td>
<td>Model number (40 ASCII characters, 0000h=not specified)</td>
</tr>
<tr>
<td>47</td>
<td>Vendor unique</td>
</tr>
<tr>
<td>48</td>
<td>0000h = cannot perform doubleword I/O Included for backwards</td>
</tr>
<tr>
<td>0001h= can perform doubleword I/O</td>
<td></td>
</tr>
<tr>
<td>49</td>
<td>Capabilities</td>
</tr>
<tr>
<td>15-10</td>
<td>Vendor unique</td>
</tr>
<tr>
<td>15-8</td>
<td>PIO data transfer cycle timing mode</td>
</tr>
<tr>
<td>15-0</td>
<td>Vendor unique</td>
</tr>
<tr>
<td>15-8</td>
<td>DMA data transfer cycle timing mode</td>
</tr>
<tr>
<td>15-0</td>
<td>Vendor unique</td>
</tr>
<tr>
<td>15-1</td>
<td>Reserved</td>
</tr>
<tr>
<td>54</td>
<td>Number of current cylinders</td>
</tr>
</tbody>
</table>
The fields described in 9.9.1 through 9.9.5 are not affected by the Initialize Drive Parameters command.

9.9.1 Word 1: Number of cylinders
The number of user-addressable cylinders in the default translation mode.

9.9.2 Word 3: Number of heads
The number of user-addressable heads in the default translation mode.

9.9.3 Word 4: Number of unformatted bytes per track
The number of unformatted bytes per translated track in the default translation mode.

9.9.4 Word 5: Number of unformatted bytes per sector
The number of unformatted bytes per sector in the default translation mode.

9.9.5 Word 6: Number of sectors per track
The number of user-addressable sectors per track in the default translation mode.

9.9.6 Word 10-19: Serial Number
The contents of this field are right justified and padded with spaces (20h).

9.9.7 Word 20: Buffer Type
The contents of the field are determined by the manufacturer.

000h = not specified.
0001h = a single ported single sector buffer which is not
capable of simultaneous data transfers to or from the host and the disk.

0002h = a dual ported multi-sector buffer capable of simultaneous data transfers to or from the host and the disk.

0003h = a dual ported multi-sector buffer capable of simultaneous transfers with a read caching capability.

0004-FFFFh = reserved

These codes are typically not used by the operating system, however, they are useful for diagnostic programs which perform initialization routines e.g., a different interleave may be desirable for 0001h vs 0002h or 0003h.

9.9.8 Word 22: ECC bytes available on read/write long commands

If the contents of this field are set to a value other than 4, the only way to use this information is via the Set Features commands.

9.9.9 Word 23-26: Firmware revision

The contents of this field are left justified and padded with spaces (20h).

9.9.10 Word 27-46: Model number

The contents of this field are left justified and padded with spaces (20h).

9.9.11 Word 51: PIO data transfer cycle timing mode

The PIO transfer timing for each ATA device falls into categories which have unique parametric timing specifications. To determine the proper device timing category, compare the Cycle Time specified in figure 6 with the contents of this field. The value returned in Bits 15-8 should fall into one of the categories specified in figure 6, and if it does not, then Mode 0 shall be used to serve as the default timing.

9.9.12 Word 52: DMA data transfer cycle timing mode

The DMA transfer timing for each ATA device falls into categories which have unique parametric timing specifications. To determine the proper device timing category, compare the Cycle Time specified in figure 6 with the contents of this field. The value returned in Bits 15-8 should fall into one of the categories specified in figure 6, and if it does not, then Mode 0 shall be used to serve as the default timing.

The contents of this word shall be ignored if Words 62 or 63 are supported.

9.9.13 Word 54: Number of current cylinders

The number of user-addressable cylinders in the current translation mode.

9.9.14 Word 55: Number of current heads

The number of user-addressable heads in the current translation mode.

9.9.15 Word 56: Number of current sectors per track
The number of user-addressable sectors per track in the current translation mode.

9.9.16 Word 57-58: Current capacity in sectors

The current capacity in sectors excludes all sectors used for device-specific purposes. The number of sectors of available capacity may be calculated as:

\[(\text{Number of current cylinders} \times \text{Number of current heads} \times \text{Number of current sectors per track})\]

9.9.17 Word 59: Multiple sector setting

If the valid bit is set, then bits 7-0 reflect the number of sectors currently set to transfer on a Read or Write Multiple command.

9.9.18 Word 60-61: Total number of user addressable sectors

If the drive supports LBA Mode, these words reflect the total number of user addressable sectors. This value does not depend on the current drive geometry. If the drive does not support LBA mode, these words shall be set to 0.

9.9.19 Word 62: Single word DMA transfer

The low order byte identifies by bit all of the Modes which are supported e.g., if Mode 0 is supported, bit 0 is set. The high order byte contains a single bit set to indicate which mode is active.

9.9.20 Word 63: Multiword DMA transfer

The low order byte identifies by bit all of the Modes which are supported e.g., if Mode 0 is supported, bit 0 is set. The high order byte contains a single bit set to indicate which mode is active.

9.10 Idle

This command causes the drive to set BSY, enter the Idle Mode, clear BSY, and generate an interrupt. The interrupt is generated even though the drive may not have fully transitioned to Idle Mode.

If the drive is already spinning, the spinup sequence is not executed.

If the Sector Count Register is non-zero then the automatic power down sequence shall be enabled and the timer begins counting down immediately. If the Sector Count Register is zero then the automatic power down sequence shall be disabled.

9.11 Idle immediate

This command causes the drive to set BSY, enter the Idle Mode, clear BSY, and generate an interrupt. The interrupt is generated even though the drive may not have fully transitioned to Idle Mode.
9.12 Initialize drive parameters

This command enables the host to set the number of sectors per track and the number of heads minus 1, per cylinder. Upon receipt of the command, the drive sets BSY, saves the parameters, clears BSY, and generates an interrupt.

The only two register values used by this command are the Sector Count Register which specifies the number of sectors per track, and the Drive/Head Register which specifies the number of heads minus 1. The DRV bit designates these values to Drive 0 or Drive 1, as appropriate.

The sector count and head values are not checked for validity by this command. If they are invalid, no error will be posted until an illegal access is made by some other command.

9.13 NOP

This command enables a host which can only perform 16-bit register accesses to check drive status. The drive shall respond as it does to an unrecognized command by setting Abort in the Error Register, Error in the Status Register, clearing Busy in the Status Register, and asserting INTRQ.

NOTE 11 - When a 16-bit host writes to the Drive Head Register, one byte contains the Command Register, so the drive sees a new command when the intended purpose is only to select a drive. Both drives may be Busy but not necessarily Ready i.e., Drive 0 may be ready, but not drive 1. To check this possibility a typical sequence for an 8-bit host would be:
   a) Read the Status Register (wait until Busy False);
   b) Select the drive (write to the Drive Head Register);
   c) Read the Status Register (wait until Busy False and Ready True);
   d) Send the command (write to the Command Register).

As a 16-bit host executes b and d simultaneously, a problem occurs if the drive being selected is Not Ready at the time the command is issued.

9.14 Read buffer

The Read Buffer command enables the host to read the current contents of the drive's sector buffer. When this command is issued, the drive sets BSY, sets up the sector buffer for a read operation, sets DRQ, clears BSY, and generates an interrupt. The host then reads up to 512 bytes of data from the buffer.

The Read Buffer and Write Buffer commands shall be synchronized such that sequential Write Buffer and Read Buffer commands access the same 512 bytes within the buffer.

9.15 Read DMA

This command executes in a similar manner to the Read Sectors command except for the following:
   - the host initializes a slave-DMA channel prior to issuing the command;
   - data transfers are qualified by DMARQ and are performed by the slave-DMA channel;
   - the drive issues only one interrupt per command to indicate that data
transfer has terminated and status is available.

Any unrecoverable error encountered during execution of a Read DMA command results in the termination of data transfer at the sector where the error was detected. The sector in error is not transferred. The drive generates an interrupt to indicate that data transfer has terminated and status is available. The error posting is the same as that of the Read Sectors command.

9.16 Read long

The Read Long command performs similarly to the Read Sectors command except that it returns the data and the ECC bytes contained in the data field of the desired sector. During a Read Long command, the drive does not check the ECC bytes to determine if there has been a data error. Only single sector read long operations are supported.

The transfer of the ECC bytes shall be 8-bits wide.

9.17 Read multiple command

The Read Multiple command performs similarly to the Read Sectors command. Interrupts are not generated on every sector, but on the transfer of a block which contains the number of sectors defined by a Set Multiple command.

Command execution is identical to the Read Sectors operation except that the number of sectors defined by a Set Multiple command are transferred without intervening interrupts. DRQ qualification of the transfer is required only at the start of the data block, not on each sector.

The block count of sectors to be transferred without intervening interrupts is programmed by the Set Multiple Mode command, which shall be executed prior to the Read Multiple command.

When the Read Multiple command is issued, the Sector Count Register contains the number of sectors (not the number of blocks or the block count) requested.

If the number of requested sectors is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer shall be for \( n \) sectors, where
\[
 n = \text{Remainder} \left( \frac{\text{sector count}}{\text{block count}} \right)
\]

If the Read Multiple command is attempted before the Set Multiple Mode command has been executed or when Read Multiple commands are disabled, the Read Multiple operation shall be rejected with an Aborted Command error.

Disk errors encountered during Read Multiple commands are posted at the beginning of the block or partial block transfer, but DRQ is still set and the data transfer shall take place as it normally would, including transfer of corrupted data, if any.

The contents of the Command Block Registers following the transfer of a data block which had a sector in error are undefined. The host should retry the transfer as individual requests to obtain valid error information.
Subsequent blocks or partial blocks are transferred only if the error was a correctable data error. All other errors cause the command to stop after transfer of the block which contained the error. Interrupts are generated when DRQ is set at the beginning of each block or partial block.

9n Read sector(s)

This command reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register. See 10.1 for the DRQ, IRQ, and BSY protocol on data transfers.

If the drive is not already on the desired track, an implied seek is performed. Once at the desired track, the drive searches for the appropriate ID field.

If retries are disabled and two index pulses have occurred without error free reading of the requested ID, an ID Not Found error is posted.

If retries are enabled, up to a vendor specific number of attempts may be made to read the requested ID before posting an error.

If the ID is read correctly, the data address mark shall be recognized within a specified number of bytes, or the Address Mark Not Found error is posted.

DRQ is always set prior to data transfer regardless of the presence or absence of an error condition.

At command completion, the Command Block Registers contain the cylinder, head, and sector number of the last sector read.

If an error occurs, the read terminates at the sector where the error occurred. The Command Block Registers contain the cylinder, head, and sector number of the sector where the error occurred.

The flawed data is pending in the sector buffer.

9.19 Read verify sector(s)

This command is identical to the Read Sectors command, except that DRQ is never set, and no data is transferred to the host. See 10.3 for protocol. When the command is accepted, the drive sets BSY.

When the requested sectors have been verified, the drive clears BSY and generates an interrupt. Upon command completion, the Command Block Registers contain the cylinder, head, and sector number of the last sector verified.

If an error occurs, the verify terminates at the sector where the error occurs. The Command Block Registers contain the cylinder, head, and sector number of the sector where the error occurred. The Sector Count Register shall contain the number of sectors not yet verified.
9.20 Recalibrate

This command moves the read/write heads from anywhere on the disk to cylinder 0. Upon receipt of the command, the drive sets BSY and issues a seek to cylinder zero. The drive then waits for the seek to complete before updating status, clearing BSY and generating an interrupt.

If the drive cannot reach cylinder 0, a Track Not Found error is posted.

9.21 Seek

This command initiates a seek to the track and selects the head specified in the command block. The drive need not be formatted for a seek to execute properly. See 10.3 for protocol. The drive shall not set DSC=1 until the action of seeking has completed. The drive may return the interrupt before the seek is completed.

If another command is issued to the drive while a seek is being executed, the drive sets BSY=1, waits for the seek to complete, and then begins execution of the command.

9.22 Set features

This command is used by the host to establish the following parameters which affect the execution of certain drive features as shown in table 12.

<table>
<thead>
<tr>
<th>Table 12 - Set feature register definitions</th>
</tr>
</thead>
<tbody>
<tr>
<td>01h</td>
</tr>
<tr>
<td>02h</td>
</tr>
<tr>
<td>03h</td>
</tr>
<tr>
<td>33h</td>
</tr>
<tr>
<td>44h</td>
</tr>
<tr>
<td>54h</td>
</tr>
<tr>
<td>55h</td>
</tr>
<tr>
<td>66h</td>
</tr>
<tr>
<td>77h</td>
</tr>
<tr>
<td>81h</td>
</tr>
<tr>
<td>82h</td>
</tr>
<tr>
<td>88h</td>
</tr>
<tr>
<td>99h</td>
</tr>
<tr>
<td>AAh</td>
</tr>
<tr>
<td>ABh</td>
</tr>
<tr>
<td>BBh</td>
</tr>
<tr>
<td>CCh</td>
</tr>
</tbody>
</table>

*These commands are vendor-specified

See 10.3 for protocol. If the value in the register is not supported or is invalid, the drive posts an Aborted Command error.
At power on, or after a hardware reset, the default mode is the same as that represented by values greater than 80h. A setting of 66h allows settings of greater than 80h which may have been modified since power on to remain at the same setting after a software reset.

A host can choose the transfer mechanism by Set Transfer Mode and specifying a value in the Sector Count Register. The upper 5 bits define the type of transfer and the low order 3 bits encode the mode value.

- Block transfer (default) 00000 000
- Single word DMA mode x 00010 0xx
- Multiword DMA mode 0 00100 000

See vendor specification for the default mode of the commands which are vendor-specified.

9.23 Set multiple mode

This command enables the drive to perform Read and Write Multiple operations and establishes the block count for these commands. See 10.3 for protocol.

The Sector Count Register is loaded with the number of sectors per block. Drives shall support block sizes of 2, 4, 8, and 16 sectors, if their buffer size is at least 8,192 bytes, and may also support other block sizes. Upon receipt of the command, the drive sets BSY=1 and checks the Sector Count Register.

If the Sector Count Register contains a valid value and the block count is supported, the value is loaded for all subsequent Read Multiple and Write Multiple commands and execution of those commands is enabled. If a block count is not supported, an Aborted Command error is posted, and Read Multiple and Write Multiple commands are disabled.

If the Sector Count Register contains 0 when the command is issued, Read and Write Multiple commands are disabled.

At power on, or after a hardware reset, the default mode is Read and Write Multiple disabled. If Disable Default has been set in the Features Register then the mode remains the same as that last established prior to a software reset, otherwise it reverts to the default of disabled.

9.24 Sleep

This command is the only way to cause the drive to enter Sleep Mode. The drive is spun down, and when it is stopped, BSY is cleared, an interrupt is generated, and the interface becomes inactive.

The only way to recover from Sleep mode is with a software reset or a hardware reset.

NOTE 12 - The use of hardware reset to recover from Sleep mode may be incompatible with continued operation of the host system.

A drive shall not power on in Sleep Mode nor remain in Sleep Mode following
a reset sequence. If the drive is already spun down, the spin down sequence is not executed.

9.25 Standby

This command causes the drive to enter the Standby Mode. See 10.3 for protocol. The drive may return the interrupt before the transition to Standby Mode is completed.

If the drive is already spun down, the spin down sequence is not executed.

If the Sector Count Register is non-zero then the automatic power down sequence shall be enabled and the timer will begin counting down when the drive returns to Idle mode. If the Sector Count Register is zero then the automatic power down sequence shall be disabled.

9.26 Standby immediate

This command causes the drive to enter the Standby Mode. See 10.3 for protocol. The drive may return the interrupt before the transition to Standby Mode is completed.

If the drive is already spun down, the spin down sequence is not executed.

9.27 Write buffer

This command enables the host to overwrite the contents of the drive's sector buffer with any data pattern desired. See 10.2 for protocol.

The Read Buffer and Write Buffer commands shall be synchronized within the drive such that sequential Write Buffer and Read Buffer commands access the same 512 bytes within the buffer.

9.28 Write DMA

This command executes in a similar manner to Write Sectors except for the following:

- the host initializes a slave-DMA channel prior to issuing the command;
- data transfers are qualified by DMARQ and are performed by the slave-DMA channel;
- the drive issues only one interrupt per command to indicate that data transfer has terminated and status is available.

Any error encountered during Write DMA execution results in the termination of data transfer. The drive issues an interrupt to indicate that data transfer has terminated and status is available in the Error Register. The error posting is the same as that of the Write Sectors command.

9.29 Write long

This command is similar to the Write Sectors command except that it writes the data and the ECC bytes directly from the sector buffer; the drive does not generate the ECC bytes itself. Only single sector Write Long operations are supported.
The transfer of the ECC bytes shall be 8-bits wide.

9.30 Write multiple command

This command is similar to the Write Sectors command. The drive sets BSY within 400 nsec of accepting the command, and interrupts are not presented on each sector but on the transfer of a block which contains the number of sectors defined by Set Multiple.

Command execution is identical to the Write Sectors operation except that the number of sectors defined by the Set Multiple command are transferred without intervening interrupts. DRQ qualification of the transfer is required only at the start of the data block, not on each sector.

The block count of sectors to be transferred without intervening interrupts is programmed by the Set Multiple Mode command, which shall be executed prior to the Write Multiple command.

When the Write Multiple command is issued, the Sector Count Register contains the number of sectors (not the number of blocks or the block count) requested.

If the number of requested sectors is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer is for \( n \) sectors, where

\[
    n = \text{Remainder} \left( \frac{\text{Sector count}}{\text{block count}} \right)
\]

If the Write Multiple command is attempted before the Set Multiple Mode command has been executed or when Write Multiple commands are disabled, the Write Multiple operation shall be rejected with an aborted command error.

Disk errors encountered during Write Multiple commands are posted after the attempted disk write of the block or partial block transferred. The Write command ends with the sector in error, even if it was in the middle of a block. Subsequent blocks are not transferred in the event of an error. Interrupts are generated when DRQ is set at the beginning of each block or partial block.

The contents of the Command Block Registers following the transfer of a data block which had a sector in error are undefined. The host should retry the transfer as individual requests to obtain valid error information.

9.31 Write same

This command executes in a similar manner to Write Sectors except that only one sector of data is transferred. The contents of the sector are written to the medium one or more times.

NOTE 13 - The Write Same command allows for initialization of part or all of the medium to the specified data with a single command.

If the Features Register is 22h, the drive shall write that part of the medium specified by the sector count, sector number, cylinder and drive/head registers. If the Features Register contains DDh, the drive shall initialize
all the user accessible medium. If the register contains a value other than
22h or DDh, the command shall be rejected with an aborted command error.

The drive issues an interrupt to indicate that the command is complete. Any
error encountered during execution results in the termination of the write
operation. Status is available in the Error Register if an error occurs. The
error posting is the same as that of the Write Sectors command.

9.32 Write sector(s)

This command writes from 1 to 256 sectors as specified in the Sector Count
Register (a sector count of zero requests 256 sectors), beginning at the
specified sector. See 10.1 for the DRQ, IRQ and BSY protocol on data
transfers.

If the drive is not already on the desired track, an implied seek is
performed. Once at the desired track, the drive searches for the appropriate
ID field.

If retries are disabled and two index pulses have occurred without error free
reading of the requested ID, an ID Not Found error is posted.

If retries are enabled, up to a vendor specific number of attempts may be made
to read the requested ID before posting an error.

If the ID is read correctly, the data loaded in the buffer is written to the
data field of the sector, followed by the ECC bytes. Upon command completion,
the Command Block Registers contain the cylinder, head, and sector number of
the last sector written.

If an error occurs during a write of more than one sector, writing terminates
at the sector where the error occurs. The Command Block Registers contain the
cylinder, head, and sector number of the sector where the error occurred. The
host may then read the command block to determine what error has occurred, and
on which sector.

9.33 Write verify

This command is similar to the Write Sectors command, except that each sector
is verified immediately after being written. The verify operation is a read
without transfer and a check for data errors. Any errors encountered during
the verify operation are posted. Multiple sector Write Verify commands write
all the requested sectors and then verify all the requested sectors before
generating the final interrupt.
10 Protocol overview

Commands can be grouped into different classes according to the protocols followed for command execution. The command classes with their associated protocols are defined below.

For all commands, the host first checks if BSY=1, and should proceed no further unless and until BSY=0. For most commands, the host will also wait for DRDY=1 before proceeding. Those commands shown with DRDY=x can be executed when DRDY=0.

Data transfers may be accomplished in more ways than are described below, but these sequences should work with all known implementations of ATA drives.

10.1 PIO data in commands

This class includes:
- Identify drive;
- Read buffer;
- Read long;
- Read sector(s).

Execution includes the transfer of one or more 512 byte (>512 bytes on Read Long) sectors of data from the drive to the host.

a) The host writes any required parameters to the Features, Sector Count, Sector Number, Cylinder and Drive/Head registers.

b) The host writes the command code to the Command Register.

c) The drive sets BSY and prepares for data transfer.

d) When a sector of data is available, the drive sets DRQ and clears BSY prior to asserting INTRQ.

e) After detecting INTRQ, the host reads the Status Register, then reads one sector of data via the Data Register. In response to the Status Register being read, the drive negates INTRQ.

f) The drive clears DRQ. If transfer of another sector is required, the drive also sets BSY and the above sequence is repeated from d).

10.1.1 PIO read command

<table>
<thead>
<tr>
<th>Setup</th>
<th>Issue command</th>
<th>Read status</th>
<th>Transfer data</th>
<th>Read status</th>
<th>Transfer data</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSY=0</td>
<td>BSY=1</td>
<td>BSY=0</td>
<td>DRQ=1</td>
<td>DRQ=0</td>
<td>DRQ=0</td>
</tr>
<tr>
<td>DRDY=1</td>
<td>Assert INTRQ</td>
<td>Negate INTRQ</td>
<td>Assert INTRQ</td>
<td>Negate INTRQ</td>
<td></td>
</tr>
</tbody>
</table>

If Error Status is presented, the drive is prepared to transfer data, and it is at the host's discretion that the data is transferred.
10.1.2 PIO Read aborted command

<table>
<thead>
<tr>
<th>Setup</th>
<th>Issue command</th>
<th>Read status</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSY=0</td>
<td>DRDY=1</td>
<td>BSY=1</td>
</tr>
<tr>
<td>DRQ=1</td>
<td>Assert</td>
<td>Negate</td>
</tr>
</tbody>
</table>

Although DRQ=1, there is no data to be transferred under this condition.

10.2 PIO data out commands

This class includes:
- Format;
- Write buffer;
- Write long;
- Write sector(s).

Execution includes the transfer of one or more 512 byte (>512 bytes on Write Long) sectors of data from the drive to the host.

a) The host writes any required parameters to the Features, Sector Count, Sector Number, Cylinder, and Drive/Head registers.

b) The host writes the command code to the Command Register.

c) The drive sets DRQ when it is ready to accept the first sector of data.

d) The host writes one sector of data via the Data Register.

e) The drive clears DRQ and sets BSY.

f) When the drive has completed processing of the sector, it clears BSY and asserts INTRQ. If transfer of another sector is required, the drive also sets DRQ.

g) After detecting INTRQ, the host reads the Status Register.

h) The drive clears the interrupt.

i) If transfer of another sector is required, the above sequence is repeated from d).

10.2.1 PIO write command

<table>
<thead>
<tr>
<th>Setup</th>
<th>Issue command</th>
<th>Transfer data</th>
<th>Read status</th>
<th>Transfer data</th>
<th>Read status</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSY=0</td>
<td>DRDY=1</td>
<td>BSY=0</td>
<td>BSY=1</td>
<td>BSY=0</td>
<td>BSY=1</td>
</tr>
<tr>
<td>DRQ=1</td>
<td>Assert</td>
<td>Negate</td>
<td>INTRQ</td>
<td>INTRQ</td>
<td>INTRQ</td>
</tr>
</tbody>
</table>

assert Negate
10.2.2 PIO write aborted command

<table>
<thead>
<tr>
<th>Setup</th>
<th>Issue</th>
<th>Read</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSY=0</td>
<td>BSY=1</td>
<td>BSY=0</td>
</tr>
<tr>
<td>DRDY=1</td>
<td>Assert</td>
<td>Negate</td>
</tr>
<tr>
<td>INTRQ</td>
<td>INTRQ</td>
<td></td>
</tr>
</tbody>
</table>

10.3 Non-data commands

This class includes:
- Execute drive diagnostic (DRDY=x);
- Idle;
- Initialize drive parameters (DRDY=x);
- Read power mode;
- Read verify sector(s);
- Recalibrate;
- Seek;
- Set features;
- Set multiple mode;
- Standby.

Execution of these commands involves no data transfer.

a) The host writes any required parameters to the Features, Sector Count, Sector Number, Cylinder, and Drive/Head registers.
b) The host writes the command code to the Command Register.
c) The drive sets BSY.
d) When the drive has completed processing, it clears BSY and asserts INTRQ.
g) The host reads the Status Register.
h) The drive negates INTRQ.

10.4 Miscellaneous commands

This class includes:
- Read multiple;
- Sleep;
- Write multiple;
- Write same.

The protocol for these commands is contained in the individual command descriptions.

10.5 DMA data transfer commands (optional)

This class comprises:
- Read DMA;
- Write DMA.
Data transfers using DMA commands differ in two ways from PIO transfers:
- data transfers are performed using the slave-DMA channel;
- no intermediate sector interrupts are issued on multi-sector commands.

Initiation of the DMA transfer commands is identical to the Read Sector or Write Sector commands except that the host initializes the slave-DMA channel prior to issuing the command.

The interrupt handler for DMA transfers is different in that:
- no intermediate sector interrupts are issued on multi-sector commands;
- the host resets the DMA channel prior to reading status from the drive.

The DMA protocol allows high performance multi-tasking operating systems to eliminate processor overhead associated with PIO transfers.

a) Command phase:
   1) Host initializes the slave-DMA channel;
   2) Host updates the Command Block Registers;
   3) Host writes command code to the Command Register.

b) Data phase - the register contents are not valid during a DMA Data Phase:
   1) The slave-DMA channel qualifies data transfers to and from the drive with DMARQ.

c) Status phase:
   1) Drive generates the interrupt to the host;
   2) Host resets the slave-DMA channel;
   3) Host reads the Status Register and Error Register.

10.5.1 Normal DMA transfer

<table>
<thead>
<tr>
<th>Initialize DMA</th>
<th>Command</th>
<th>Data transfer</th>
<th>Reset DMA</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSY=0</td>
<td>BSY=1</td>
<td>BSY=x</td>
<td>BSY=1</td>
<td>BSY=0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DRQ=x</td>
<td>nIEN=0</td>
<td></td>
</tr>
</tbody>
</table>

10.5.2 Aborted DMA transfer

<table>
<thead>
<tr>
<th>Initialize DMA</th>
<th>Command</th>
<th>Data transfer</th>
<th>Reset DMA</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSY=0</td>
<td>BSY=1</td>
<td>BSY=x</td>
<td>BSY=1</td>
<td>BSY=0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DRQ=1</td>
<td>nIEN=0</td>
<td></td>
</tr>
</tbody>
</table>

10.5.3 Aborted DMA Command

<table>
<thead>
<tr>
<th>Initialize DMA</th>
<th>Command</th>
<th>Data transfer</th>
<th>Reset DMA</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSY=0</td>
<td>BSY=1</td>
<td>BSY=1</td>
<td>BSY=0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>nIEN=0</td>
<td></td>
</tr>
</tbody>
</table>
11 Timing

11.1 Deskewing
The host shall provide cable deskewing for all signals originating from the controller. The drive shall provide cable deskewing for all signals originating at the host.

11.2 Symbols
Certain symbols are used in the timing diagrams. These symbols and their respective definitions are listed below.

/ or \                -   signal transition (asserted or negated) *
< or >                -   data transition (asserted or negated)
XXXXXX                -   undefined but not necessarily released
. . .                -   the "other" condition if a signal is shown with no change
#n                    -   used to number the sequence in which events occur e.g.  #a, #b
_/ _/                  -   a degree of uncertainty as to when a signal may be asserted
___/_                  -   a degree of uncertainty as to when a signal may be negated

*   All signals are shown with the asserted condition facing to the top of the page. The negated condition is shown toward the bottom of the page relative to the asserted condition.

11.3 Terms
The interface uses a mixture of negative and positive signals for control and data. The terms asserted and negated are used for consistency and are independent of electrical characteristics.

In all timing diagrams, the lower line indicates negated, and the upper line indicates asserted e.g., the following illustrates the representation of a signal named TEST going from negated to asserted and back to negated, based on the polarity of the signal.

```
Assert          Negate
Bit Setting=1  TEST   ___/
Bit Setting=0  ___/    _____
```

```
Assert          Negate
Bit Setting=0  TEST-  ___/
Bit Setting=1  ___/    _____
```
11.4 Data Transfers

Figure 6 defines the relationships between the interface signals for both 16-bit and 8-bit data transfers.

<table>
<thead>
<tr>
<th>Address Valid *1 ......</th>
<th>-&gt; t7 &lt;-</th>
<th>------------ t2 -------------&gt;</th>
<th>-&gt; t8 &lt;-</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIOR-/DIOW-</td>
<td>----------</td>
<td>-----------------------------</td>
<td>----------</td>
</tr>
<tr>
<td>Write Data Valid *2</td>
<td>----------</td>
<td>-----------------------------</td>
<td>----------</td>
</tr>
<tr>
<td>Read Data Valid *2</td>
<td>----------</td>
<td>-----------------------------</td>
<td>----------</td>
</tr>
<tr>
<td>IOCS16-</td>
<td>----------</td>
<td>-----------------------------</td>
<td>----------</td>
</tr>
</tbody>
</table>

*1 Drive Address consists of signals CS1FX-, CS3FX- and DA2-0
*2 Data consists of DD0-15 (16-bit) or DD0-7 (8-bit)

**Table: PIO Timing Parameters**

<table>
<thead>
<tr>
<th>Timing Parameter</th>
<th>Mode 0</th>
<th>Mode 1</th>
<th>Mode 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>t0 Cycle time (min)</td>
<td>600</td>
<td>383</td>
<td>240</td>
</tr>
<tr>
<td>t1 Address valid to DIOR-/DIOW- setup (min)</td>
<td>70</td>
<td>50</td>
<td>30</td>
</tr>
<tr>
<td>t2 DIOR-/DIOW- 16-bit setup (min)</td>
<td>165</td>
<td>125</td>
<td>100</td>
</tr>
<tr>
<td>t3 DIOR- data setup (min)</td>
<td>60</td>
<td>45</td>
<td>30</td>
</tr>
<tr>
<td>t4 DIOR- data hold (min)</td>
<td>30</td>
<td>20</td>
<td>15</td>
</tr>
<tr>
<td>t5 DIOR- data setup (min)</td>
<td>50</td>
<td>35</td>
<td>20</td>
</tr>
<tr>
<td>t6 DIOR- data hold (min)</td>
<td>5</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>t7 Addr valid to IOCS16- assertion (max)</td>
<td>90</td>
<td>50</td>
<td>40</td>
</tr>
<tr>
<td>t8 Addr valid to IOCS16- negation (max)</td>
<td>60</td>
<td>45</td>
<td>30</td>
</tr>
<tr>
<td>t9 DIOR-/DIOW- to address valid hold (min)</td>
<td>20</td>
<td>15</td>
<td>10</td>
</tr>
</tbody>
</table>

Figure 6 - PIO data transfer to/from drive
<table>
<thead>
<tr>
<th>Label</th>
<th>Description</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>tA</td>
<td>IORDY Setup time</td>
<td>-</td>
<td>35 nsecs</td>
<td></td>
</tr>
<tr>
<td>tB</td>
<td>IORDY Pulse Width</td>
<td>-</td>
<td>1,250 nsecs</td>
<td></td>
</tr>
</tbody>
</table>

WARNING: The use of IORDY for data transfers is a system integration issue which requires control of both ends of the cable.

Figure 7 - IORDY timing requirements
Figure 8 - Single word DMA data transfer
Multiword DMA

<table>
<thead>
<tr>
<th>Timing Parameters</th>
<th>Mode 0</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>t0</td>
<td>Cycle time</td>
<td>480</td>
<td>---</td>
</tr>
<tr>
<td>tC</td>
<td>DMACK to DMREQ delay</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>tD</td>
<td>DIOR-/DIOW- 16-bit delay</td>
<td>215</td>
<td>150</td>
</tr>
<tr>
<td>tE</td>
<td>DIOR- data access time</td>
<td>5</td>
<td>20</td>
</tr>
<tr>
<td>tF</td>
<td>DIOR- data hold time</td>
<td>100</td>
<td>20</td>
</tr>
<tr>
<td>tG</td>
<td>DIOW- data setup time</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>tH</td>
<td>DIOW- data hold time</td>
<td>0</td>
<td>20</td>
</tr>
<tr>
<td>tI</td>
<td>DMACK to DIOR-/DIOW- setup</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>tJ</td>
<td>DIOR-/DIOW- to DMACK hold</td>
<td>50</td>
<td>50</td>
</tr>
<tr>
<td>tKr</td>
<td>DIOR- negated pulse width</td>
<td>215</td>
<td>215</td>
</tr>
<tr>
<td>tKw</td>
<td>DIOW- negated pulse width</td>
<td>120</td>
<td>120</td>
</tr>
<tr>
<td>tLr</td>
<td>DIOR- to DMREQ delay</td>
<td>40</td>
<td>40</td>
</tr>
</tbody>
</table>

Figure 9 - Multiword DMA data transfer
11.5 Power on and hard reset

*1 Drive 0 can set BSY=0 if Drive 1 not present
*2 Drive 0 can use DASP- to indicate it is active if Drive 1 is not present
*3 DASP- can be asserted to indicate that the drive is active

---

<table>
<thead>
<tr>
<th>Label</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>tM (Min)</td>
<td>25 usec</td>
</tr>
<tr>
<td>tN (Max)</td>
<td>400 nsec</td>
</tr>
<tr>
<td>tP (Max)</td>
<td>1 msec</td>
</tr>
<tr>
<td>tQ (Max)</td>
<td>30 secs</td>
</tr>
<tr>
<td>tR Drive 0 (Max)</td>
<td>450 msec</td>
</tr>
<tr>
<td>tR Drive 1 (Max)</td>
<td>400 msec</td>
</tr>
<tr>
<td>tS (Max)</td>
<td>30.5 secs</td>
</tr>
</tbody>
</table>

---

Figure 10 - Reset sequence
Annex A
(informative)

Diagnostic and reset considerations

This annex describes the following timing relationships during:

a) Power on and hardware resets:
   - One drive;
   - Two drives.

b) Software reset:
   - One drive;
   - Two drives.

c) Diagnostic command execution:
   - One drive;
   - Two drives;
   - Two drives - drive 1 failed.

The timing assumes the following:
   - DASP- is asserted by Drive 1 and received by Drive 0 at power-on or hardware reset to indicate the presence of Drive 1. At all other times it is asserted by Drive 0 and Drive 1 to indicate when a drive is active.
   - PDIAG- is asserted by Drive 1 and detected by Drive 0. It is used by Drive 1 to indicate to Drive 0 that it has completed diagnostics and is ready to accept commands from the Host (BSY bit is cleared). This does not indicate that the drive is ready, only that it can accept commands. This line may remain asserted until the next reset occurs or an Execute Diagnostic command is received.
   - Unless indicated otherwise, all times are relative to the event that triggers the operation (RESET-, SRST=1, Execute Diagnostic Command).

A.1 Power on and hardware resets

A.1.1 Power on and hardware resets - one drive

   - Host asserts RESET- for a minimum of 25 usec.
   - Drive 0 sets BSY within 400 nsec after RESET- is negated.
   - Drive 0 negates DASP- within 1 msec after RESET- negated.
   - Drive 0 performs hardware initialization.
   - Drive 0 may revert to its default condition.
   - Drive 0 waits 1 msec then samples for at least 450 msec for DASP- to be asserted from Drive 1.
   - Drive 0 clears BSY when ready to accept commands (within 31 seconds).

A.1.2 Power on and hardware resets - two drives

   - Host asserts RESET- for a minimum of 25 usec.
   - Drive 0 and Drive 1 set BSY within 400 nsec after RESET- negated.
   - DASP- is negated within 1 msec after RESET- is negated.
A.1.2.1 Drive 1
- Drive 1 negates PDIAG- before asserting DASP-.
- Drive 1 asserts DASP- within 400 msecs after RESET- (to show presence).
- Drive 1 performs hardware initialization and executes its internal diagnostics.
- Drive 1 may revert to its default condition.
- Drive 1 posts diagnostic results to the Error Register.
- Drive 1 clears BSY when ready to accept commands.
- Drive 1 asserts PDIAG- to indicate that it is ready to accept commands (within 30 seconds from RESET-).
- Drive 1 negates DASP- after the first command is received or negates DASP- if no command is received within 31 seconds after RESET-.

A.1.2.2 Drive 0
- Drive 0 performs hardware initialization and executes its internal diagnostics.
- Drive 0 may revert to its default condition.
- Drive 0 posts diagnostic results to the Error Register.
- After 1 msec, Drive 0 waits at least 450 msec for DASP- to be asserted (from Drive 1). If DASP- is not asserted, no Drive 1 is present (see POWER-ON RESET - One Drive operation).
- Drive 0 waits up to 31 seconds for Drive 1 to assert PDIAG-. If PDIAG- is not asserted, Drive 0 sets Bit 7=1 in the Error Register.
- Drive 0 clears BSY when ready to accept commands (within 31 seconds).

A.2 Software reset
A.2.1 Software reset - one drive
- Host sets SRST=1 in the Device Control Register.
- Drive 0 sets BSY within 400 nsec after detecting that SRST=1.
- Drive 0 performs hardware initialization and executes its internal diagnostics.
- Drive 0 may revert to its default condition.
- Drive 0 posts diagnostic results to the Error Register.
- Drive 0 clears BSY when ready to accept commands (within 31 seconds).

A.2.2 Software reset - two drives
- Host sets SRST=1 in the Device Control Register.
- Drive 0 and Drive 1 set BSY within 400 nsec after detecting that SRST=1.
- Drive 0 and Drive 1 perform hardware initialization.
- Drive 0 and Drive 1 may revert to their default condition.

A.2.2.1 Drive 1
- Drive 1 negates PDIAG- within 1 msec.
- Drive 1 clears BSY when ready to accept commands.
- Drive 1 asserts PDIAG- to indicate that it is ready to accept
commands (within 30 seconds).

A.2.2.2 Drive 0

- Drive 0 waits up to 31 seconds for Drive 1 to assert PDIAG-.
- Drive 0 clears BSY when ready to accept commands (within 31 seconds).

A.3 Diagnostic command execution

A.3.1 Diagnostic command execution - one drive (passed)

- Drive 0 sets BSY within 400 nsec after the Execute Diagnostic command was received.
- Drive 0 performs hardware initialization and internal diagnostics.
- Drive 0 sets BSY within 6 seconds.
- Drive 0 posts diagnostic results to the Error Register.
- Drive 0 clears BSY when ready to accept commands (within 6 seconds).

A.3.2 Diagnostic command - two drives (passed)

- Drive 0 and Drive 1 set BSY within 400 nsec after the Execute Diagnostic command was received.

A.3.2.1 Drive 1

- Drive 1 negates PDIAG- within 1 msec after command received.
- Drive 1 performs hardware initialization and internal diagnostics.
- Drive 1 resets the Command Block registers to their default condition.
- Drive 1 posts diagnostic results to the Error Register.
- Drive 1 clears BSY when ready to accept commands.
- Drive 1 asserts PDIAG- to indicate that it is ready to accept commands (within 5 seconds).

A.3.2.2 Drive 0

- Drive 0 performs hardware initialization and internal diagnostics.
- Drive 0 resets the Command Block registers to their default condition.
- Drive 0 waits up to 6 seconds for Drive 1 to assert PDIAG-.
- Drive 0 posts diagnostic results to the Error Register.
- Drive 0 clears BSY when ready to accept commands (within 6 seconds).

A.3.3 Diagnostic command execution - one drive (failed)

- Drive 0 sets BSY within 400 nsec after Diagnostic command received.
- Drive 0 performs hardware initialization and internal diagnostics.
- Drive 0 resets Command Block registers to default condition.
- Drive 0 posts a Diagnostic Code to the Error Register indicating a failure.
- Drive 0 clears BSY when ready to accept commands (within 6 seconds).
A.3.4 Diagnostic command execution – two drives (drive 1 failed)
- Drive 0 and Drive 1 set BSY within 400 nsec after Diagnostic command received.

A.3.4.1 Drive 1
- Drive 1 negates PDIAG- within 1 msec after command received.
- Drive 1 performs hardware initialization and internal diagnostics.
- Drive 1 resets the Command Block registers to their default condition.
- Drive 1 posts a Diagnostic Code to the Error Register indicating failure.
- Drive 1 clears BSY.
- Drive 1 does not assert PDIAG-, indicating that it failed diagnostics.

A.3.4.2 Drive 0
- Drive 0 performs hardware initialization and internal diagnostics.
- Drive 0 resets the Command Block registers to their default condition.
- Drive 0 waits 6 seconds for Drive 1 to assert PDIAG- but PDIAG- is not asserted by Drive 1.
- Drive 0 posts a Diagnostic Code to the Error Register setting Bit 7=1 to indicate that Drive 1 failed diagnostics.
- Drive 0 clears BSY when ready to accept commands (within 6 seconds).

NOTE 1 - The 6 seconds referenced above is a host-oriented value.
Annex B

(informative)

Diagnostic and reset considerations

B.1 Power on and hardware reset (RESET-)

ASP- is read by Drive 0 to determine if Drive 1 is present. If Drive 1 is present Drive 0 will read PDIAG- to determine when it is valid to clear BSY and whether Drive 1 has powered on or reset without error, otherwise Drive 0 clears BSY whenever it is ready to accept commands. Drive 0 may assert DASP- to indicate drive activity.

B.2 Software reset

If Drive 1 is present Drive 0 will read PDIAG- to determine when it is valid to clear BSY and whether Drive 1 has reset without any errors, otherwise Drive 0 will simply reset and clear BSY. DASP- is asserted by Drive 0 (and Drive 1 if it is present) in order to indicate drive active.

B.3 Drive diagnostic command

If Drive 1 is present, Drive 0 will read PDIAG- to determine when it is valid to clear BSY and if Drive 1 passed or failed the Execute Drive Diagnostic command, otherwise Drive 0 will simply execute its diagnostics and then clear BSY. DASP- is asserted by Drive 0 (and Drive 1 if it is present) in order to indicate the drive is active.

B.4 Truth table

In all the above cases: Power on, RESET-, software reset, and the Execute Drive Diagnostics command the Drive 0 Error Register is calculated as follows:

<table>
<thead>
<tr>
<th>Drive 1 Present?</th>
<th>PDIAG- Asserted?</th>
<th>Drive 0 Passed</th>
<th>Error Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>01h</td>
</tr>
<tr>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>0xh</td>
</tr>
<tr>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
<td>81h</td>
</tr>
<tr>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>8xh</td>
</tr>
<tr>
<td>No</td>
<td>(not read)</td>
<td>Yes</td>
<td>01h</td>
</tr>
<tr>
<td>No</td>
<td>(not read)</td>
<td>No</td>
<td>0xh</td>
</tr>
</tbody>
</table>

Where x indicates the appropriate Diagnostic Code for the Power on, RESET-, software reset, or drive diagnostics error.

B.5 Power on or hardware reset algorithm

1) Power on or hardware reset;
2) The hardware should automatically do the following:
   a) Set up the hardware to post both Drive 0 and Drive 1 status;
   b) Set the Drive 0 Status Register to 80h (set BSY and clear all the other status bits);
c) Set the Drive 1 Status Register to 80h (set BSY and clear all the other status bits);
3) Read the single Drive 0/Drive 1 jumper and note its state;
4) Perform any remaining time critical hardware initialization including starting the spin up of the disk if needed;
5) If Drive 1:
   a) Negate the PDIAG- signal;
   b) Set up PDIAG- as an output;
   c) Assert the DASP- output;
   d) Set up DASP- as an output if necessary;
   e) Set up the hardware so it posts Drive 1 status only and continue to post 80h for Drive 1 status;
   NOTE 2 - all this must happen within 400 msec after power on or RESET-.
If Drive 0:
   a) Set up PDIAG- as an input;
   b) Release DASP- and set up DASP- as an input;
   c) Test DASP- for 450 msec or until DASP- is asserted by Drive 1;
   d) If DASP- is asserted within 450 msec:
      i) note that Drive 1 is present;
      ii) set up the hardware so it posts Drive 0 status only and continue to post 80h for the Drive 0 status
   If DASP- is not asserted within 450 msec:
      i) note that Drive 1 is not present;
   e) Assert DASP- to indicate drive activity;
6) Complete all the hardware initialization needed to get the drive ready, including:
   a) Set the Sector Count Register to 01h;
   b) Set the Sector Number Register to 01h;
   c) Set the Cylinder Low Register to 00h;
   d) Set the Cylinder High Register to 00h;
   e) Set the Drive/Head Register to 00h;
7) If Drive 1 and power on, or RESET- is valid
   a) Set the Error Register to Diagnostic Code 01h;
   b) Set the Drive 1 Status Register to 00h;
   c) Assert PDIAG-;
   NOTE 3 - All this must happen within 30 seconds of power on or the negation of RESET-.
If Drive 1 and power on or RESET- bad:
   a) Set the Error Register to the appropriate Diagnostic Code;
   b) Set the Drive 1 Status Register to 00h;
   NOTE 4 - All this must happen within 30 seconds of power on or the negation of RESET-.
If Drive 0, power on or RESET- valid, and a Drive 1 is present:
   a) Test PDIAG- for 31 seconds or until PDIAG- is asserted by Drive 1;
   b) If PDIAG- is asserted within 31 seconds:
      i) Set the Error Register to Diagnostic Code 01h;
   c) If PDIAG- is not asserted within 31 seconds:
      i) Set the Error Register to 81h;
      d) Set the Drive 0 Status Register to 00h;
If Drive 0, power on or RESET- bad, and a Drive 1 is present:
a) Test PDIAG- for 31 seconds or until PDIAG- is asserted by Drive 1;
b) If PDIAG- is asserted within 31 seconds:
i) Set the Error Register to the appropriate Diagnostic Code;
c) If PDIAG- is not asserted within 31 seconds:
i) Set the Error Register to 80h + the appropriate code;
d) Set the Drive 0 Status Register to 00h;

If Drive 0, power on or RESET- valid, and no Drive 1 is present:
  a) Set the Error Register to Diagnostic Code 01h;
  b) Set the Drive 1 Status Register to 00h;
  c) Set the Drive 0 Status Register to 00h;
If Drive 0, power on or RESET- bad, and no Drive 1 is present:
  a) Set the Error Register to the appropriate Diagnostic Code;
  b) Set the Drive 1 Status Register to 00h;
  c) Set the Drive 0 Status Register to 00h;

8) Finish spin up if needed;
9) If Drive 1:
   a) Set the Drive 1 Status Register to 50h;
   b) Negate DASP- if a command is not received within 31 seconds;

If Drive 0 and a Drive 1 is present:
  a) Set the Drive 0 Status Register to 50h;
  b) Negate DASP-;
If Drive 0 and no Drive 1 is present:
  a) Leave the Drive 1 Status Register 00h;
  b) Set the Drive 0 Status Register to 50h;
  c) Negate DASP-.

B.6 Software reset algorithm

1) The software reset bit is set;
2) If Drive 1:
   a) The hardware should set BUSY in the Drive 1 Status Register;
   b) Negate the PDIAG- signal;

   NOTE 5 - this must happen within 1 msec of the software reset.

   If Drive 0 and Drive 1 is present:
      a) The hardware should set BUSY in the Drive 0 Status Register;
   If Drive 0 and there is no Drive 1 the hardware should:
      a) Set BUSY in the Drive 0 Status Register;
      b) Set the Drive 1 Status Register to 80h;

3) Assert DASP-;
4) Finish all the hardware initialization needed to place the drive in reset;
5) Wait for the software reset bit to clear;
6) Finish all hardware initialization needed to get the drive ready to receive any type of command from the host including:
   a) Set the Sector Count Register to 01h;
   b) Set the Sector Number Register to 01h;
   c) Set the Cylinder Low Register to 00h;
   d) Set the Cylinder High Register to 00h;
   e) Set the Drive/Head Register to 00h;

7) If Drive 1 and reset valid:
   a) Set the Error Register to Diagnostic Code 01h;
   b) Set the Drive 1 Status Register to 50h;
   c) Assert PDIAG-;
NOTE 6 - All this must happen within 30 seconds of the clearing of the software reset bit.

If Drive 1 and reset bad:
   a) Set the Error Register to the appropriate Diagnostic Code;
   b) Set the Drive 1 Status Register to 50h;

NOTE 7 - All this must happen within 30 seconds of the clearing of the software reset bit.

If Drive 0, reset valid, and a Drive 1 is present:
   a) Test PDIAG- for 31 seconds or until PDIAG- is asserted by Drive 1;
   b) If PDIAG- is asserted within 31 seconds:
      i) Set the Error Register to Diagnostic Code 01h;
   c) If PDIAG- is not asserted within 31 seconds:
      i) Set the Error Register to 81h;
   d) Set the Drive 0 Status Register to 50h;

If Drive 0, reset bad, and a Drive 1 is present:
   a) Test PDIAG- for 31 seconds or until PDIAG- is asserted by Drive 1;
   b) If PDIAG- is asserted within 31 seconds:
      i) Set the Error Register to the appropriate Diagnostic Code;
   c) If PDIAG- is not asserted within 31 seconds:
      i) Set the Error Register to 80h + the appropriate code;
   d) Set the Drive 0 Status Register to 50h;

If Drive 0, reset valid, and no Drive 1 is present:
   a) Set the Error Register to Diagnostic Code 01h;
   b) Set the Drive 1 Status Register to 00h;
   c) Set the Drive 0 Status Register to 50h;

If Drive 0, reset bad, and no Drive 1 is present:
   a) Set the Error Register to the appropriate Diagnostic Code;
   b) Set the Drive 1 Status Register to 00h;
   c) Set the Drive 0 Status Register to 50h.

B.7 Diagnostic command algorithm

1) The diagnostics command is received;

2) If Drive 1:
   a) The hardware should set BUSY in the Drive 1 Status Register;
   b) Negate the PDIAG- signal;

NOTE 8 - This must happen within 1 msec after command acceptance.

If Drive 0 and Drive 1 is present:
   a) The hardware should set BUSY in the Drive 0 Status Register;
If Drive 0 and there is no Drive 1 the hardware should:
   a) Set BUSY in the Drive 0 Status Register;
   b) Set BUSY in the Drive 1 Status Register;

3) Assert DASP-;

4) Perform all the drive diagnostics and note their results;

5) Finish all the hardware initialization needed to get the drive ready to receive any type of command from the host including:
   a) Set the Sector Count Register to 01h;
   b) Set the Sector Number Register to 01h;
   c) Set the Cylinder Low Register to 00h;
   d) Set the Cylinder High Register to 00h;
   e) Set the Drive/Head Register to 00h;
6) If Drive 1 and passed:
   a) Set the Error Register to Diagnostic Code 01h;
   b) Set the Drive 1 status to 50h;
   c) Assert PDIAG-;

NOTE 9 - All this must happen within 5 seconds of the acceptance of the
diagnostic command.

If Drive 1 and did not pass:
   a) Set the Error Register to the appropriate Diagnostic Code;
   b) Set the Drive 1 status to 50h;

NOTE 10 - All this must happen within 5 seconds of the acceptance of the
diagnostic command.

If Drive 0, passed, and a Drive 1 is present:
   a) Test PDIAG- for 6 seconds or until PDIAG- is asserted by Drive 1;
   b) If PDIAG- is asserted within 6 seconds:
      i) Set the Error Register to Diagnostic Code 01h;
   c) If PDIAG- is not asserted within 6 seconds:
      i) Set the Error Register to 81h;
   d) Set the Drive 0 status to 50h;
   e) Issue interrupt to the host;

If Drive 0, did not pass, and a Drive 1 is present:
   a) Test PDIAG- for 6 seconds or until PDIAG- is asserted by Drive 1;
   b) If PDIAG- is asserted within 6 seconds:
      i) Set the Error Register to the appropriate Diagnostic Code;
   c) If PDIAG- is not asserted within 6 seconds:
      i) Set the Error Register to 80h + the appropriate code;
   d) Set the Drive 0 Status Register to 50h;
   e) Issue interrupt to the host;

If Drive 0, passed, and no Drive 1 is present:
   a) Set the Error Register to Diagnostic Code 01h;
   b) Set the Drive 1 Status Register to 00h;
   c) Set the Drive 0 Status Register to 50h;
   d) Issue interrupt to the host;

If Drive 0, did not pass, and no Drive 1 is present:
   a) Set the Error Register to the appropriate Diagnostic Code;
   b) Set the Drive 1 Status Register to 00h;
   c) Set the Drive 0 Status Register to 50h;
   d) Issue interrupt to the host.
Annex C
(informative)

Small form factor connectors

This annex describes the connector-connector mating alternatives for 2 1/2" disk drives or smaller which were developed by the Small Form Factor (SFF) Committee, an industry ad hoc group.

In an effort to broaden the applications for small form factor disk drives, a group of companies representing system integrators, peripheral suppliers, and component suppliers decided to address the issues involved.

A primary purpose of the SFF Committee was to define the external dimensions of small form factor disk drives so that products from different vendors could be used in the same mounting configurations.

The restricted area, and the mating of drives directly to a motherboard required that the number of connectors be reduced, which caused the assignment of additional pins for power. Power is provided to the drives on the same connector as used for the signals, and addresses are set by the receptacle into which the drives are plugged.

The 50-pin connector that has been widely adopted across industry for SFF drives is a low density, 2 mm connector which has no shroud on the plug which is mounted on the drive. A number of suppliers provide intermateable components. The following information has been provided to assist users in specifying components used in an implementation.

- Signals Connector Plug: DuPont 86451 or equivalent
- Signals Connector Receptacle: DuPont 86455 or equivalent

The signals assigned for 44-pin applications are described in table C.1. Although there are 50 pins in the plug, the mating receptacle need contain only 44 pins (the removal of pins E and F provides room for the wall of the receptacle).

The first four pins of the connector plug located on the drive are not to be connected to the host, as they are reserved for manufacturer's use. Pins E, F and K are keys, and are removed.
<table>
<thead>
<tr>
<th>Signal name</th>
<th>Connector contact</th>
<th>Conductor</th>
<th>Connector contact</th>
<th>Conductor</th>
<th>Signal name</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vendor unique</td>
<td>A</td>
<td>1</td>
<td>B</td>
<td>2</td>
<td>Vendor unique</td>
</tr>
<tr>
<td>Vendor unique</td>
<td>C</td>
<td>3</td>
<td>D</td>
<td>4</td>
<td>(keypin)</td>
</tr>
<tr>
<td>(keupin)</td>
<td>E</td>
<td>5</td>
<td>F</td>
<td>6</td>
<td>RESET-</td>
</tr>
<tr>
<td></td>
<td></td>
<td>7</td>
<td></td>
<td>8</td>
<td>DD7</td>
</tr>
<tr>
<td></td>
<td></td>
<td>9</td>
<td></td>
<td>10</td>
<td>DD6</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11</td>
<td></td>
<td>12</td>
<td>DD5</td>
</tr>
<tr>
<td></td>
<td></td>
<td>13</td>
<td></td>
<td>14</td>
<td>DD4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15</td>
<td></td>
<td>16</td>
<td>DD3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>17</td>
<td></td>
<td>18</td>
<td>DD2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>19</td>
<td></td>
<td>20</td>
<td>DD1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>21</td>
<td></td>
<td>22</td>
<td>DD0</td>
</tr>
<tr>
<td>Ground</td>
<td>23</td>
<td>24</td>
<td></td>
<td>26</td>
<td>Ground</td>
</tr>
<tr>
<td>DMARQ</td>
<td>25</td>
<td>26</td>
<td></td>
<td>28</td>
<td>Ground</td>
</tr>
<tr>
<td>DIOW-</td>
<td>27</td>
<td>28</td>
<td></td>
<td>30</td>
<td>Ground</td>
</tr>
<tr>
<td>DIOR-</td>
<td>29</td>
<td>30</td>
<td></td>
<td>32</td>
<td>Ground</td>
</tr>
<tr>
<td>IORDY</td>
<td>31</td>
<td>32</td>
<td></td>
<td>34</td>
<td>Ground</td>
</tr>
<tr>
<td>DMACK-</td>
<td>33</td>
<td>34</td>
<td></td>
<td>36</td>
<td>Ground</td>
</tr>
<tr>
<td>INTRQ</td>
<td>35</td>
<td>36</td>
<td></td>
<td>38</td>
<td>Ground</td>
</tr>
<tr>
<td>DA1</td>
<td>37</td>
<td>38</td>
<td></td>
<td>40</td>
<td>Ground</td>
</tr>
<tr>
<td>DAO</td>
<td>39</td>
<td>40</td>
<td></td>
<td>42</td>
<td>+5V (Motor)</td>
</tr>
<tr>
<td>CSIFX-</td>
<td>41</td>
<td>42</td>
<td></td>
<td>44</td>
<td>TYPE- (0=ATA)</td>
</tr>
<tr>
<td>DASP-</td>
<td>43</td>
<td>44</td>
<td></td>
<td>46</td>
<td>Ground</td>
</tr>
</tbody>
</table>

* Pins which are additional to those of the 40-pin cable.